FPGA and ASIC Implementations of the η_T Pairing in Characteristic Three

Jean-Luc Beuchat, Hiroshi Doi, Kaoru Fujita, Atsuo Inomata, Akira Kanaoka, Masayoshi Katouno, Masahiro Mambo, Eiji Okamoto, Takeshi Okamoto, Takaaki Shiga, Masaaki Shirase, Ryuji Soga, Tsuyoshi Takagi, Ananda Vithanage, and Hiroyasu Yamamoto

Abstract—Since their introduction in constructive cryptographic applications, pairings over (hyper)elliptic curves are at the heart of an ever increasing number of protocols. As they rely critically on efficient algorithms and implementations of pairing primitives, the study of hardware accelerators became an active research area.

In this paper, we propose two coprocessors for the reduced η_T pairing introduced by Barreto et~al. as an alternative means of computing the Tate pairing on supersingular elliptic curves. We prototyped our architectures on FPGAs. According to our place-and-route results, our coprocessors compare favorably with other solutions described in the open literature. We also present the first ASIC implementation of the reduced η_T pairing.

Index Terms— Tate pairing, η_T pairing, elliptic curve cryptography, finite field arithmetic, hardware accelerator, FPGA, ASIC.

I. INTRODUCTION

In the mid-nineties, Menezes, Okamoto & Vanstone [2] and Frey & Rück [3] introduced the Weil and Tate pairings in cryptography as a tool to attack the discrete logarithm problem on some classes of elliptic curves defined over finite fields. A few years later, Mitsunari, Sakai & Kasahara [4], Sakai, Oghishi & Kasahara [5], and Joux [6] discovered constructive properties of pairings. Their respective works initiated an extensive study of pairing-based cryptography, and an ever increasing number of protocols based on the Weil or Tate pairings have appeared in the literature: identity-based encryption [7], short signature [8], and efficient broadcast encryption [9] to mention but a few. As noticed by Dutta, Barua & Sarkar [10], such protocols rely critically on efficient algorithms and implementations of pairing primitives.

- J.-L. Beuchat, A. Kanaoka, M. Mambo, and E. Okamoto are with the Graduate School of Systems and Information Engineering, University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki, 305-8573, Japan.
- H. Doi is with the Graduate School of Information Security, Institute of Information Security, 2-14-1 Tsuruya-cho Kanagawa-ku, Yokohama 221-0835, Japan.
- K. Fujita, M. Katouno, R. Soga, and H. Yamamoto are with FDK Module System Technology Corporation, 1 Kamanomae, Kamiyunagaya-machi, Jyoban, Iwaki-shi, Japan.
- A. Inomata is with the Graduate School of Information Science, Nara Institute of Science and Technology, 8916-5 Takayama, Ikoma, Nara, 630-0192, Japan.
- T. Okamoto is with the Department of Computer Science, Tsukuba University of Technology, 4-12-7 Kasuga, Tsukuba, Ibaraki, 305-8521, Japan.
- T. Shiga and A. Vithanage are with FDK Corporation, 1 Kamanomae, Kamiyunagaya-machi, Jyoban, Iwaki-shi, Japan.
- M. Shirase and T. Takagi are with the School of Systems Information Science, Future University-Hakodate, 116-2 Kamedanakano-cho, Hakodate, Hokkaido, 041-8655, Japan.

This work was supported by the New Energy and Industrial Technology Development Organization (NEDO), Japan. This paper is an extended version of [1]. According to [11], [12], when dealing with general curves providing common levels of security, the Tate pairing seems to be more efficient for computation than the Weil pairing. In 1986, Miller described the first iterative algorithm to compute the Tate pairing [13], [14]. Significant improvements were independently proposed by Barreto $et\ al.$ [15] and Galbraith $et\ al.$ [16] in 2002. One year later, Duursma & Lee gave a closed formula in the case of characteristic three [17]. In 2004, Barreto $et\ al.$ [18] introduced the η_T approach, which further shortens the loop of Miller's algorithm.

This paper is devoted to the design of hardware accelerators for the η_T pairing in characteristic three. Section II provides the reader with a brief overview of pairing computation. As detailed in that section, the considered pairing algorithm relies heavily on arithmetic over $\mathbb{F}_{3^{6m}}$, a degree-6 extension of the base field of the curve. However, thanks to a tower field representation, all operations over $\mathbb{F}_{3^{6m}}$ can be replaced by arithmetic over \mathbb{F}_{3^m} . We explain how to take advantage of this tower field and describe arithmetic operators over \mathbb{F}_{3^m} in Section III. We then propose two hardware accelerators for the η_T pairing (Section IV). We prototyped our architectures on FPGA and proposed the first ASIC implementation of the η_T pairing in characteristic three. Section V summarizes our implementation results on FPGA and ASIC, and provides the reader with a comprehensive comparison against previously published architectures.

II. COMPUTATION OF THE MODIFIED TATE PAIRING IN CHARACTERISTIC THREE

Given a positive integer m coprime to 6, we consider a supersingular¹ elliptic curve E over \mathbb{F}_{3^m} , defined by the equation $y^2 = x^3 - x + b$, with $b \in \{-1,1\}$. According to [18], there is no loss of generality from considering this case since these curves offer the same level of security for pairing applications as any supersingular elliptic curve over \mathbb{F}_{3^m} . The number of rational points of E over the finite field \mathbb{F}_{3^m} is given by $N = \#E(\mathbb{F}_{3^m}) = 3^m + 1 + \mu b 3^{\frac{m+1}{2}}$, with

$$\mu = \left\{ \begin{array}{ll} +1 & \text{if } m \equiv 1,11 \pmod{12}, \text{ or } \\ -1 & \text{if } m \equiv 5,7 \pmod{12}. \end{array} \right.$$

A. Modified Tate Pairing

Let ℓ be the largest prime factor of N. $E(\mathbb{F}_{3^m})[\ell]$ denotes the ℓ -torsion subgroup of $E(\mathbb{F}_{3^m})$, *i.e.* the set of points $P \in E(\mathbb{F}_{3^m})$ such that $[\ell]P = \mathcal{O}$, where \mathcal{O} is the point at infinity of the elliptic curve E. The modified Tate pairing is a function that takes as

¹See for instance Theorem V.3.1 in [19] for a definition.

input two points of $E(\mathbb{F}_{3^m})[\ell]$ and outputs an element of the group of ℓ th roots of unity μ_{ℓ} .

The embedding degree or security multiplier is the least positive integer k for which μ_ℓ is contained in the multiplicative group $\mathbb{F}^*_{3^{km}}$ (i.e. k is the smallest integer such that ℓ divides $3^{km}-1$, and $\mu_\ell=\{R\in\mathbb{F}^*_{3^{km}}:R^\ell=1\}$). The considered curve has an embedding degree of k=6, which is the maximum value possible for supersingular elliptic curves, and hence seems to be an attractive choice for pairing implementation.

The modified Tate pairing of order ℓ is then the map

$$\hat{e}(\cdot,\cdot): E(\mathbb{F}_{3^m})[\ell] \times E(\mathbb{F}_{3^m})[\ell] \to \mathbb{F}_{3^{6m}}^*$$

given by

$$\hat{e}(P,Q) = f_{\ell,P}(\psi(Q))^{(3^{6m}-1)/\ell},$$

where

- ψ is a distortion map (the concept of a distortion map was introduced in [20]) from $E(\mathbb{F}_{3^m})[\ell]$ to $E(\mathbb{F}_{3^{6m}})[\ell] \setminus E(\mathbb{F}_{3^m})[\ell]$ defined as $(\psi(x_Q,y_Q)=(\rho-x_Q,y\sigma))$ for all $Q=(x_Q,y_Q)\in E(\mathbb{F}_{3^m})[\ell]$, where ρ and σ are elements of $\mathbb{F}_{3^{6m}}$ satisfying the equations $\rho^3-\rho-b=0$ and $\sigma^2+1=0$ [15]. Note that $\{1,\sigma,\rho,\sigma\rho,\rho^2,\sigma\rho^2\}$ is a basis of $\mathbb{F}_{3^{6m}}$ over \mathbb{F}_{3^m} . We will therefore represent an element $R\in\mathbb{F}_{3^{6m}}$ as $R=r_0+r_1\sigma+r_2\rho+r_3\sigma\rho+r_4\rho^2+r_5\sigma\rho^2$, where the r_i 's belong to \mathbb{F}_{3^m} .
- $f_{n,P}$, for $n \in \mathbb{N}$ and $P \in E(\mathbb{F}_{3^m})[\ell]$ is a rational function defined over $E(\mathbb{F}_{3^{6m}})[\ell]$ with divisor $(f_{n,P}) = n(P) ([n]P) (n-1)(\mathcal{O})$ (see [19] or [21] for an account of divisors). We consider here the definition proposed by Barreto $et\ al.\ [15]$, where $f_{n,P}$ is evaluated on a point rather than on a divisor.
- $f_{\ell,P}(\psi(Q))$ is only defined up to ℓ th powers, which is undesirable in most of the cryptographic applications. The powering by $(3^{6m}-1)/\ell$, referred to as *final exponentiation*, allows one to obtain a unique value in a multiplicative subgroup of $\mathbb{F}_{3^6m}^*$.

Choosing an order of low Hamming weight provides computational savings in Miller's algorithm. However, ℓ being a quotient of N by a small cofactor, it does not have a small Hamming weight. Galbraith *et al.* [16] noted that one can compute the modified Tate pairing of order ℓ with respect to the group order N (note that N divides $3^{6m} - 1$):

$$f_{\ell,P}(\psi(Q))^{(3^{6m}-1)/\ell} = f_{N,P}(\psi(Q))^{(3^{6m}-1)/N}.$$

In the following, M denotes the final exponent of the modified Tate pairing of order N:

$$M = \frac{3^{6m} - 1}{N}$$
$$= \left(3^{3m} - 1\right)\left(3^m + 1\right)\left(3^m + 1 - \mu b 3^{\frac{m+1}{2}}\right).$$

The modified Tate pairing satisfies the following properties:

• Bilinearity. For all $Q, R, S \in \mathbb{F}_{3^m}[\ell]$,

$$\begin{split} \hat{e}(Q+R,S) &= \hat{e}(Q,S)\hat{e}(R,S) \quad \text{and} \\ \hat{e}(Q,R+S) &= \hat{e}(Q,R)\hat{e}(Q,S). \end{split}$$

- Non-degeneracy. $\hat{e}(P, P) \neq 1$, for all $P \neq \mathcal{O}$.
- Computability. ê can be efficiently computed.

B. The Duursma-Lee Approach

Duursma & Lee [17] proposed to compute the order $3^{3m} + 1$ modified Tate pairing (note that ℓ divides $3^{3m} + 1$). This approach simplifies both Miller's algorithm and the final exponentiation². Furthermore, Duursma & Lee showed that the number of iterations of Miller's algorithm can be reduced from 3m to m iterations [17].

C. The η_T Approach

Barreto *et al.* introduced the η_T pairing as "an alternative means of computing the Tate pairing on certain supersingluar curves" [22]. They suggest to compute $\hat{e}(P,Q)$ using an order $T \in \mathbb{Z}$ that is smaller than N. Their main result is a lemma which gives a method to select T such that $\eta_T(P,Q)^M$ is a non-degenerate bilinear pairing [18]. In characteristic three they choose $T=3^m-N=-\mu b3^{\frac{m+1}{2}}-1$ and show that their method gives a further halving of the length of the loop compared to the Duursma & Lee approach. The η_T pairing is defined as follows:

$$\eta_T(P,Q) = \begin{cases} f_{T,P}(\psi(Q)) & \text{if } T > 0, \text{ or} \\ f_{-T,-P}(\psi(Q)) & \text{if } T < 0. \end{cases}$$
 (1)

Defining $T' = -\mu bT = 3^{\frac{m+1}{2}} + \mu b$ and $P' = [-\mu b]P$, we rewrite Equation (1) as $\eta_T(P,Q)^M = f_{T',P'}(\psi(Q))^M$. Then, the techniques proposed by Duursma & Lee [17] allow one to simplify the computation of $f_{n,P}$ in Miller's algorithm:

$$f_{T',P'}(\psi(Q)) = \left(\prod_{i=0}^{\frac{m-1}{2}} g_{[3^i]P'}(\psi(Q))^{3^{\frac{m-1}{2}-i}}\right) l_{P'}(\psi(Q)),$$

where

• g_V is the rational function introduced by Duursma & Lee [17], defined over $E(\mathbb{F}_{3^{6m}})[\ell]$, and having divisor $(g_V) = 3(V) + ([-3]V) - 4(\mathcal{O})$. For all $V = (x_V, y_V) \in E(\mathbb{F}_{3^m})[\ell]$ and $(x,y) \in E(\mathbb{F}_{3^{6m}})[\ell]$, we have

$$g_V(x,y) = y_V^3 y - (x_V^3 - x + b)^2.$$

• l_V , for all $V=(x_V,y_V)\in E(\mathbb{F}_{3^m})[\ell]$, is the equation of the line corresponding to the addition of $\left[3^{\frac{m+1}{2}}\right]V$ with $[\mu b]V$. It is defined for all $(x,y)\in E(\mathbb{F}_{3^{6m}})[\ell]$:

$$l_V(x,y) = y - (-1)^{\frac{m+1}{2}} y_V(x - x_V) - \mu b y_V.$$

As pointed out by Barreto *et al.* [18], the computation of $f_{T',P'}(\psi(Q))$ requires cubings over $\mathbb{F}_{3^{6m}}$ because of the exponent $3^{\frac{m-1}{2}}$ inside the main product. They suggested to bring the powering into the formulae as a Frobenius action, or to compute the product in reverse. Both approaches allow one to replace two cubings over \mathbb{F}_{3^m} and one cubing over \mathbb{F}_{3^6m} by two cube roots over \mathbb{F}_{3^m} at each iteration. However, the second one turns out to be slightly more effective since it also saves three multiplications over \mathbb{F}_{3^m} when multiplying by $l_{P'}(\psi(Q))$ (see [23] for further details).

Fong *et al.* showed that extracting a square root in \mathbb{F}_{2^m} requires approximately the time of a field multiplication and proposed an improved scheme for trinomials [24]. Barreto extended this approach to cube root in characteristic three [25]: if \mathbb{F}_{3^m} admits

²The exponent is $(3^{6m} - 1)/(3^{3m} + 1) = 3^{3m} - 1$.

Algorithm 1 Cube-root-free reversed-loop algorithm for computing the reduced η_T pairing [23].

Input: $P, Q \in E(\mathbb{F}_{3^m})[\ell]$.

Output: $\eta_T(P,Q)^M \in \mathbb{F}_{3^{6m}}^*$.

1. $x_P \leftarrow x_P + b$;

2. $y_P \leftarrow -\mu b y_P$;

3. $x_Q \leftarrow x_Q^3$; $y_Q \leftarrow y_Q^3$;

4. $t \leftarrow x_P + x_Q$;

5. $R \leftarrow (y_P t - y_Q \sigma - y_P \rho) \cdot (-t^2 + y_P y_Q \sigma - t \rho - \rho^2)$;

6. for $j \leftarrow 1$ to $\frac{m-1}{2}$ do

7. $R \leftarrow R^3$;

8. $x_Q \leftarrow x_Q^9 - b$; $y_Q \leftarrow -y_Q^9$;

9. $t \leftarrow x_P + x_Q$; $u \leftarrow y_P y_Q$;

10. $S \leftarrow -t^2 + u \sigma - t \rho - \rho^2$;

11. $R \leftarrow R \cdot S$;

12. end for

13. return R^M ;

an irreducible trinomial $x^m + f_n x^n + f_0$ ($f_n, f_0 \in \{-1, 1\}$) with the property $n \equiv m \pmod 3$, then five shifts and five additions allow one to implement this operation. However, these algorithms restrict the choice of the field where the curve is defined, and it seems interesting to consider pairing algorithms without inverse Frobenius maps. Hardware implementations also benefit from such pairing algorithms: removing the inverse Frobenius maps allows for the design of simpler arithmetic and logic units. In this paper, we consider a cube root-free version of the reversed-loop approach (Algorithm 1). Note that the Duursma-Lee algorithm also comes in two flavors: the original one involves cube roots and Kwon proposed a cube root-free version in [26].

The relationship between the modified Tate pairing and the reduced η_T pairing is given by [27]:

$$\begin{split} \hat{e}(P,Q)^M &= \eta_T \left(\left[-\mu b \right] P, \left[3^{\frac{3m-1}{2}} \right] Q \right)^M, \\ \text{where} \quad \left[-\mu b \right] P &= \left(x_P, -\mu b y_P \right) \quad \text{and} \quad \left[3^{\frac{3m-1}{2}} \right] Q &= \left(\sqrt[3]{x_Q} - b, (-1)^{\frac{m+1}{2}} \sqrt[3]{y_Q} \right). \quad \text{We} \quad \text{can modify Algorithm 1} \\ \text{as follows to compute } \hat{e}(P,Q)^M \colon \end{split}$$

- Since $(-\mu b)^2 = 1$, we remove line 2.
- It is no longer necessary to compute the cube of x_Q and y_Q (line 3). We have now $x_Q \leftarrow x_Q b$.
- Let $x'_P = x_P + b$ and $x'_Q = x_Q b$. Since $t = x'_P + x'_Q = x_P + x_Q$ (line 4), we can actually remove lines 1 and 3.

It is worth noticing that we obtain a cube root-free algorithm and that the modified Tate pairing requires less operations than the reduced η_T pairing in this case.

D. Final Exponentiation

Fermat's little theorem provides us with an effective way to perform the final exponentiation of the reduced η_T pairing. As pointed out by Barreto et~al., "the result of raising to $3^{3m}-1$ produces an element of order $3^{3m}+1$, so that any further inversion reduces to a simple conjugation" [18, page 248]. The main loop of Algorithm 1 returns $R=\eta_T(P,Q)\in\mathbb{F}^*_{3^{6m}}$. Writing $R=R_0+R_1\sigma$, where R_0 and $R_1\in\mathbb{F}^*_{3^{3m}}$, we obtain:

$$V = R^{3^{3m} - 1} = \frac{(R_0^2 - R_1^2) + R_0 R_1 \sigma}{R_0^2 + R_1^2},$$

Algorithm 2 summarizes the computation of the final exponentiation. When $\mu b=-1$, the computation of $W'=W^{-\mu b}$ on line 4 is a dummy operation. Let us write $W=W_0+W_1\sigma$, where W_0 and $W_1\in\mathbb{F}_{3^3m}^*$. Since W is an element of order $3^{3m}+1$ [18], the inversion is completely free when $\mu b=1$: $W'=W^{-1}=W_0-\sigma W_1$. It suffices to propagate the sign corrections in the product $V\cdot W'$. Whereas the computation of $\eta_T(P,Q)$ involves only sparse multiplications over $\mathbb{F}_{3^{6m}}$ (Algorithm 1, line 11), the final exponentiation requires a full multiplication over $\mathbb{F}_{3^{6m}}$ (Algorithm 2, line 6). Note that:

- The computation of V and W involves only operations over F_{3^{3m}}. Algorithms to compute R^{3^{3m}-1} and V^{3^m+1} are for instance detailed in [23].
 η_T(P,Q)^{3^{3m}-1} and subsequently η_T(P,Q)^M belong to the
- $\eta_T(P,Q)^{3^{3m}-1}$ and subsequently $\eta_T(P,Q)^M$ belong to the torus $T_2(\mathbb{F}_{3^{3m}})=\{V_0+V_1\sigma\in\mathbb{F}_{3^{6m}}^*:V_0^2+V_1^2=1\}$ introduced by Granger *et al.* for the case of the Tate pairing in [28].

Algorithm 2 Final exponentiation of the reduced η_T pairing.

```
Input: R = \eta_T(P,Q) \in \mathbb{F}_{3^{6m}}^*.

Output: R^M \in \mathbb{F}_{3^{6m}}^*.

1. V \leftarrow R^{3^{3m}-1};

2. V \leftarrow V^{3^m+1};

3. W \leftarrow V^{3\frac{m+1}{2}};

4. W' \leftarrow W^{-\mu b};

5. V \leftarrow V^{3^m+1};

6. return V \cdot W';
```

III. ARITHMETIC OVER \mathbb{F}_{3^m} AND $\mathbb{F}_{3^{6m}}$

Thanks to the tower field representation, all operations over $\mathbb{F}_{3^{6m}}$ and $\mathbb{F}_{3^{3m}}$ in Algorithms 1 and 2 can be replaced by arithmetic over \mathbb{F}_{3^m} . For instance, 12 multiplications, 11 additions, and a single inversion over \mathbb{F}_{3^m} allow one to carry out the inversion over $\mathbb{F}_{3^{3m}}$ involved in the computation of $V=R^{3^{3m}-1}$. In this paper, we focus on multiplication over $\mathbb{F}_{3^{6m}}$ and refer the reader to [23] for further details about other operations.

A. Arithmetic over \mathbb{F}_{3^m}

In the following, elements of \mathbb{F}_{3^m} are encoded using a polynomial basis. Given a degree-m irreducible polynomial $f(x) \in \mathbb{F}_3[x]$, we have $\mathbb{F}_{3^m} \cong \mathbb{F}_3[x]/(f(x))$. Consequently, each element of \mathbb{F}_{3^m} is represented as a polynomial of degree less than m with coefficients in \mathbb{F}_3 .

- 1) Addition and Subtraction over \mathbb{F}_{3^m} : Since they are performed component-wise, addition and subtraction over \mathbb{F}_{3^m} are rather straightforward operations. Each element of \mathbb{F}_3 being encoded by two bits, the addition of a_i and $b_i \in \mathbb{F}_3$ on most of Altera or Xilinx FPGAs requires two 4-input LUTs.
- 2) Multiplication over \mathbb{F}_{3^m} : Among the many modular multipliers described in the open literature (see for instance [29]–[31]), we selected a Most Significant Element (MSE) first array multiplier based on Song & Parhi's work [32] to carry out $a(x)b(x) \mod f(x)$. At step i we compute a degree-(m+D-2) polynomial t(x) which is the sum of D partial products: $t(x) = \sum_{j=0}^{D-1} a_{Di+j} x^j b(x)$. A degree-(m+D-1) polynomial s(x), updated according to the celebrated Horner's rule, allows us to accumulate the partial products:

$$s(x) \leftarrow t(x) + x^D \cdot (s(x) \bmod f(x)).$$

Thus, after $\lceil m/D \rceil$ steps, this algorithm returns a degree-(m +D-1) polynomial s(x), which is congruent to a(x)b(x) modulo f(x). The circuit described by Song & Parhi requires dedicated hardware to compute $p(x) = s(x) \mod f(x)$ [32]. We suggest to achieve the final modulo f(x) reduction by performing an additional iteration with $a_{-j} = 0$, $1 \le j \le D$. Since t(x) is now equal to zero, we have: $s(x) = x^D \cdot (a(x)b(x) \mod f(x))$. Therefore, it suffices to consider the m most significant coefficients of s(x)to get the result (i.e. $p(x) = s(x)/x^D$). Algorithm 3 summarizes this multiplication scheme. Figure 1 describes the architecture of an array multiplier processing D=3 coefficients at each clock cycle.

Algorithm 3 MSE multiplication over \mathbb{F}_{3^m} .

Input: A degree-m irreducible monic polynomial $f(x) = x^m +$ $f_{m-1}x^{m-1}+\ldots+f_1x+f_0$, two degree-(m-1) polynomials a(x), and b(x). We assume that $a_{-i} = 0$, $1 \le j \le D$. The algorithm requires a degree-(m+D-1) polynomial s(x) as well as a degree-(m+D-2) polynomial t(x) for intermediate computations.

Output: $p(x) = a(x)b(x) \mod f(x)$.

- 1. $s(x) \leftarrow 0$;

2. **for**
$$i$$
 in $\lceil m/D \rceil - 1$ downto -1 **do**
3. $t(x) \leftarrow \sum_{i=0}^{D-1} a_{Di+j} x^j b(x);$

- $s(x) \leftarrow t(x) + x^D \cdot (s(x) \bmod f(x));$
- 5. end for
- 6. $p(x) \leftarrow s(x)/x^D$;




Fig. 1. MSE array multipliers processing D=3 coefficients at each clock cycle. Boxes with rounded corners involve only wiring.

The cost of the modular reduction (line 4) depends on D and f(x). Assume that f(x) is an irreducible trinomial such that $f(x) = x^m + f_n x^n + f_0$, where f_0 and $f_n \in \mathbb{F}_3$, and 0 < n < m.

$$\begin{split} s(x) \bmod f(x) \\ &= \left(\sum_{i=0}^{D-1} s_{m+i} x^{m+i} + \sum_{i=0}^{m-1} s_i x^i \right) \bmod f(x). \end{split}$$

Since $x^m \equiv -f_n x^n - f_0 \pmod{f(x)}$, we note that:

$$s_{m+i}x^{m+i} \equiv s_{m+i}(-f_nx^n - f_0)x^i \pmod{f(x)}.$$

In the following, we assume that $D \le m - n$ to ensure that the degree of $s_{m+i}(-f_nx^n-f_0)x^i$, $0 \le i \le D-1$, is at most equal to m-1. Thus, we obtain:

$$s(x) \bmod f(x)$$

$$= \sum_{i=0}^{D-1} s_{m+i} (-f_n x^n - f_0) x^i + \sum_{i=0}^{m-1} s_i x^i$$

$$= -\sum_{i=0}^{D-1} s_{m+i} f_n x^{n+i} - \sum_{i=0}^{D-1} s_{m+i} f_0 x^i + \sum_{i=0}^{m-1} s_i x^i,$$

and the modular reduction involves 2D additions (or subtractions) over \mathbb{F}_3 . When $D \leq n$, the degree of x^i , $0 \leq i \leq D-1$, is always smaller than the one of x^{n+i} and the modular reduction requires a single stage of 2-input adders (or subtracters) over \mathbb{F}_3 . Thus, selecting the parameter D such that $D \leq \min(n, m-n)$ allows one to achieve the shortest critical path in the case of an irreducible trinomial.

Let us consider for instance the irreducible trinomial f(x) = $x^{97} + x^{12} + 2$ (i.e. m = 97, n = 12, $f_0 = 2$, and $f_{12} = 1$). Since -2 is congruent to 1 modulo 3, we have:

$$s(x) \bmod f(x)$$

$$= -\sum_{i=0}^{D-1} s_{97+i} x^{i+12} + \sum_{i=0}^{D-1} s_{97+i} x^{i} + \sum_{i=0}^{96} s_{i} x^{i}.$$

Figures 2a and 2b describe the circuits performing the modular reduction when D=3 and D=13, respectively. In the first case, a single stage of 2-input adders allows one to carry out $s(x) \mod f(x)$. However, in the second case, a 2-input adder and a 2-input subtracter are required to compute $s_{13} + s_{109} - s_{97}$.

3) Cubing over \mathbb{F}_{3^m} : Let us now consider the computation of $b(x) = a(x)^3$ over \mathbb{F}_{3^m} . Cubing over \mathbb{F}_{3^m} consists in reducing the following expression modulo f(x):


$$b(x) = a(x)^3 = \left(\sum_{i=0}^{m-1} a_i x^{3i}\right) \bmod f(x).$$

A formal reduction allows us to express each coefficient b_i of the result as a linear combination of the coefficient of a(x). Therefore, a cubing operator mainly consists of a D'-operand adder and some extra wiring to permute the coefficients of a(x). The main challenge here is to find an irreducible polynomial minimizing

Let us consider again the irreducible trinomial $f(x) = x^{97} +$ $x^{12} + 2$. Reducing $a(x)^3$ modulo f(x), we obtain:

$$b_0 = a_{93} + a_{89} + a_0,$$
 $b_2 = a_{33},$
 $b_1 = a_{65} - a_{61},$ $b_3 = a_{94} + a_{90} + a_1,$
 $\dots = \dots$ $b_{96} = a_{32}.$

The most complex operation involved here is the addition of D' =3 elements of \mathbb{F}_3 . Since we consider a cube root-free η_T pairing






Fig. 2. Computation of $s(x) \mod f(x)$ when $f(x) = x^{97} + x^{12} + 2$ for (a) D = 3 and (b) D = 13.

algorithm, $f(x)=x^{97}+x^{12}+2$ is a good candidate: it has a simple cubing formula and allows one to perform the modulo f(x) reduction involved in the multiplication over \mathbb{F}_{3^m} by means of a single stage of 2-input adders as long as $D\leq 12$. However, if one intends to implement a pairing algorithm with cube roots, one should consider a further constraint to select an irreducible trinomial. Barreto noticed that the cost of computing cube roots in \mathbb{F}_{3^m} is only O(m) if $m\equiv n\pmod 3$ [25]. Despite of a slightly more complex cubing formula, $f(x)=x^{97}+x^{16}+2$ is for instance a better choice in this case.

4) Inversion over \mathbb{F}_{3^m} : Since the computation of the reduced η_T pairing involves a single inversion over \mathbb{F}_{3^m} in the final exponentiation, we perform this operation according to Fermat's little theorem and Itoh & Tsujii's algorithm [33]. Thus, inversion over \mathbb{F}_{3^m} is carried out by means of cubings and multiplications over \mathbb{F}_{3^m} and does not require specific hardware resources.

B. Multiplication over $\mathbb{F}_{3^{6m}}$

- 1) Full Multiplication over $\mathbb{F}_{3^{6m}}$: Karatsuba-Ofman's algorithm allows one to compute the product of two polynomials belonging to $\mathbb{F}_{3^{6m}}$ by means of 18 multiplications and 58 additions (or subtractions) over \mathbb{F}_{3^m} (see for instance [34]). An improvement was recently proposed by Gorla et~al. [35]: they represented elements of $\mathbb{F}_{3^{6m}}$ as degree-2 polynomials with coefficients in $\mathbb{F}_{3^{2m}}$ and took advantage of Lagrange interpolation to compute a product over $\mathbb{F}_{3^{6m}}$ by means of 5 multiplications over $\mathbb{F}_{3^{2m}}$. Each of these multiplications is then carried out according to Karatsuba-Ofman's scheme, and the total cost of a multiplication over $\mathbb{F}_{3^{6m}}$ is equal to 15 multiplications and 67 additions (or subtractions) over \mathbb{F}_{3^m} .
- 2) Sparse Full Multiplication over $\mathbb{F}_{3^{6m}}$: Consider now the computation of the reduced η_T pairing (Algorithm 1), where each iteration of the loop requires a multiplication over $\mathbb{F}_{3^{6m}}$. As pointed out by Bertoni *et al.* [36] and Granger *et al.* [28], the operand S is sparse (*i.e.* some of its terms are trivial) and the

product $R \cdot S$ can be computed by means of 13 multiplications and 50 additions (or subtractions) over \mathbb{F}_{3^m} according to Karatsuba-Ofman's scheme. Again, the approach introduced by Gorla *et al.* allows one to further reduce the cost of this operation to 12 multiplications and 51 additions (or subtractions) over \mathbb{F}_{3^m} (see [23] for details). Two further multiplications are needed to compute $y_P y_Q$ as well as t^2 (a straightforward modification of the scheduling of Algorithm 1 allows one to evaluate t^2 , $y_P y_Q$, and $R \cdot S$ in parallel).

In this paper, we focus on parallel architectures featuring several multipliers. In this context, it seems more interesting to find a good trade-off between the number of multiplications and additions, to share registers between multipliers, and to reduce the number of accesses to memory. Let $R=r_0+r_1\sigma+r_2\rho+r_3\sigma\rho+r_4\rho^2+r_5\sigma\rho^2$ and $C=c_0+c_1\sigma+c_2\rho+c_3\sigma\rho+c_4\rho^2+c_5\sigma\rho^2$ be two elements of $\mathbb{F}_{3^{6m}}$. We write each coefficient c_i as the sum of two elements $c_i^{(0)}$ and $c_i^{(1)}\in\mathbb{F}_{3^m}$. Thanks to this notation we define the product $C=R\cdot(-t^2+y_Py_Q\sigma-t\rho-\rho^2)$ as follows:

$$\begin{split} c_0^{(0)} &= -r_4t - r_2, & c_0^{(1)} &= -r_0t^2 - r_1y_Py_Q, \\ c_1^{(0)} &= -r_5t - r_3, & c_1^{(1)} &= r_0y_Py_Q - r_1t^2, \\ c_2^{(0)} &= -r_0t - r_4 + c_0^{(0)}, & c_2^{(1)} &= -r_2t^2 - r_3y_Py_Q, \\ c_3^{(0)} &= -r_1t - r_5 + c_1^{(0)}, & c_3^{(1)} &= r_2y_Pq_Q - r_3t^2, \\ c_4^{(0)} &= -r_2t - r_0 - r_4, & c_4^{(1)} &= -r_4t^2 - r_5y_Py_Q, \\ c_5^{(0)} &= -r_3t - r_1 - r_5, & c_5^{(1)} &= r_4y_Py_Q - r_5t^2. \end{split}$$

Note that the computation of the $c_i^{(0)}$'s, $0 \le i \le 5$, requires six multiplications over \mathbb{F}_{3^m} and depends neither on t^2 nor on $y_P y_Q$. Thus, we can perform eight multiplications over \mathbb{F}_{3^m} in parallel $(t^2, y_P y_Q, \text{ and } r_i t, \ 0 \le i \le 5)$. Consider now $c_0^{(1)}$ and $c_1^{(1)}$ and assume that $(r_0 + r_1)$ and $(y_P y_Q - t^2)$ are stored in registers. Karatsuba-Ofman's algorithm allows one to compute $c_0^{(1)}$ and $c_1^{(1)}$ by means of three multiplications and three additions over \mathbb{F}_{3^m} :

$$c_0^{(1)} = -r_0 t^2 - r_1 y_P y_Q,$$

$$c_1^{(1)} = (r_0 + r_1)(y_P y_Q - t^2) + r_0 t^2 - r_1 y_P y_Q.$$

Therefore, the computation of the $c_i^{(1)}$'s involves nine multiplications over \mathbb{F}_{3^m} , which can be carried out in parallel. Algorithm 4 summarizes this multiplication scheme involving 17 multiplications and 29 additions (or subtractions) over \mathbb{F}_{3^m} .

In the following, we assume that Algorithm 4 is implemented on a coprocessor embedding 9 multipliers over \mathbb{F}_{3^m} . A careful scheduling allows one to share operands between up to three multipliers, thus saving hardware resources (Table I): during the first multiplication cycle, M_0 , M_1 , and M_2 respectively compute r_0t , r_2t , and r_4t . The MSE multiplier described in Section III-A.2 stores its first operand in a shift register, and its second operand in a standard register. Since a shift register is more complex (an operand is loaded in parallel, and then shifted), we load the common operand t in this component. At the end of these multiplications, the three registers still contain r_0 , r_2 , and r_4 . Therefore it suffices to load t^2 in the shift register before starting the second multiplication cycle. Figure 3a describes the operator we designed to perform three multiplications with a common operand. The same architecture allows for computing r_1t , r_3t , r_5t , $r_1y_Py_Q$, $r_3y_Py_Q$, and $r_5y_Py_Q$. The five remaining multiplications involve a slightly more complex component (Figure 3b): two shift registers are required to compute t^2 and $y_P y_Q$ since

Algorithm 4 Sparse multiplication over \mathbb{F}_{36m} .

Input: $R = r_0 + r_1 \sigma + r_2 \rho + r_3 \sigma \rho + r_4 \rho^2 + r_5 \sigma \rho^2 \in \mathbb{F}_{3^{6m}}; t, y_P, \text{ and } y_Q \in \mathbb{F}_{3^m}.$ Output: $C = R \cdot (-t^2 + y_P y_Q \sigma - r_0 \rho - \rho^2).$

- 1. Compute in parallel (8 multiplications and 3 additions over \mathbb{F}_{3^m}): $p_i \leftarrow r_i \cdot t$, $0 \le i \le 5$; $p_6 \leftarrow t \cdot t$; $p_7 \leftarrow y_P \cdot y_O$; $s_0 \leftarrow r_0 + r_1$; $s_1 \leftarrow r_2 + r_3; \ s_2 \leftarrow r_4 + r_5;$
- 2. Compute in parallel (7 additions over \mathbb{F}_{3^m}):

$$s_3 \leftarrow p_7 - p_6; \quad \text{# } y_P y_Q - t^2$$
 $c_2 \leftarrow r_4 + p_0; \quad \text{# } r_4 + r_0 t$ $c_4 \leftarrow r_0 + p_2; \quad \text{# } r_0 + r_2 t$ $c_0 \leftarrow r_2 + p_4; \quad \text{# } r_2 + r_4 t$ $c_3 \leftarrow r_5 + p_1; \quad \text{# } r_5 + r_1 t$ $c_5 \leftarrow r_1 + p_3; \quad \text{# } r_1 + r_3 t$ $c_1 \leftarrow r_3 + p_5; \quad \text{# } r_3 + r_5 t$

3. Compute in parallel (9 multiplications and 4 additions over \mathbb{F}_{3^m}):

4. Compute in parallel (15 additions over \mathbb{F}_{3^m}):

$$c_0 \leftarrow -c_0 - p_8 - p_9; \quad c_2 \leftarrow -c_2 - p_{11} - p_{12}; \qquad c_4 \leftarrow -c_4 - p_{14} - p_{15}; \\ c_1 \leftarrow -c_1 + p_{10} + p_8 - p_9; \quad c_3 \leftarrow -c_3 + p_{13} + p_{11} - p_{12}; \qquad c_5 \leftarrow -c_5 + p_{16} + p_{14} - p_{15};$$

there is no common operand. At the end of the first multiplication cycle, a dedicated subtracter computes $y_P y_Q - t^2$ and stores the result in the shift registers.

Sparse multiplication over $\mathbb{F}_{3^{6m}}$: scheduling.

	1st multiplication	2nd multiplication
M_0	$p_0 = r_0 \cdot t$	$p_8 = r_0 \cdot t^2$
M_1	$p_2 = r_2 \cdot t$	$p_{11} = r_2 \cdot t^2$
M_2	$p_4 = r_4 \cdot t$	$p_{14} = r_4 \cdot t^2$
M_3	$p_1 = r_1 \cdot t$	$p_9 = r_1 \cdot y_P y_Q$
M_4	$p_3 = r_3 \cdot t$	$p_{12} = r_3 \cdot y_P y_Q$
M_5	$p_5 = r_5 \cdot t$	$p_{15} = r_5 \cdot y_P y_Q$
M_6	$p_6 = t \cdot t$	$p_{10} = (r_0 + r_1) \cdot (y_P y_Q - t^2)$
M_7	$p_7 = y_P \cdot y_Q$	$p_{13} = (r_2 + r_3) \cdot (y_P y_Q - t^2)$
M_8	_	$p_{16} = (r_4 + r_5) \cdot (y_P y_Q - t^2)$

Consider the additions occurring in the fourth step of Algorithm 4. Interestingly enough, they involve at most one result of each block of three multipliers (Figure 3). Instead of a large multiplexer selecting the output of one multiplier among nine, we include a multiplexer in each block and connect a 3-operand adder to the outputs of our multiplication units. In order to also take advantage of these adders while performing a multiplication, each block of three multipliers has an additional input D1 that allows for bypassing the multipliers.

IV. HARDWARE IMPLEMENTATION

In this section, we propose two architectures to compute the reduced η_T pairing for the field $\mathbb{F}_3[x]/(x^{97}+x^{12}+2)$ and the curve $y^2 = x^3 - x + 1$ (i.e. b = 1). This choice of parameters allows us to easily compare our work against the many pairing accelerators for m=97 described in the open literature. It is nonetheless important to note that the architectures and algorithms presented here can be easily adapted to different parameters.

A. Hardware Accelerator for the Reduced η_T Pairing

Figure 4 describes the architecture of our hardware accelerator for the η_T pairing calculation. We take advantage of Algorithm 4 to share shift registers between up to three multipliers over \mathbb{F}_{3^m} (Figure 3). Inputs and outputs, as well as intermediate results, are stored in registers implemented using embedded memory blocks available in the FPGA. The control unit mainly consists of a ROM containing the microcode of Algorithm 1 and a program counter. The size of the microcode depends on D: for D = 3, the initialization step of Algorithm 1 (copy of inputs in registers of multipliers, and computation of t and $y_P t$) and the main loop require 47 and 98 clock cycles, respectively. Since m=97, a pairing is completed after $47+98 \cdot (m-1)/2 = 47+98 \cdot 49 = 4849$ clock cycles.

Since algorithms for multiplications over $\mathbb{F}_{3^{3m}}$ and $\mathbb{F}_{3^{6m}}$ do not share operands between several multipliers, it turns out to be impossible to take advantage of the full parallelism of our architecture when performing the final exponentiation (Algorithm 2). Thus, it seems attractive to supplement the η_T pairing accelerator with dedicated hardware to raise $\eta_T(P,Q)$ to the Mth power. Beuchat et al. [37] proposed a unified arithmetic operator performing addition, subtraction, accumulation, cubing, and multiplication over \mathbb{F}_{3^m} . When m = 97 and D = 3, this coprocessor performs the final exponentiation in 4082 clock cycles. We can therefore pipeline the computation of the η_T pairing and the final exponentiation. In the following, we assume that we keep the pipeline full and that we obtain a new result after 4849 clock cycles (i.e. we neglect the overhead introduced by our approach to get the first result).

B. A Coprocessor for Arithmetic over \mathbb{F}_{3^m}

We also investigated a second architecture based on a coprocessor for arithmetic over \mathbb{F}_{3^m} embedding nine multipliers, an addition unit (able to carry out addition, subtraction, and accumulation), and a cubing unit (Figure 5). Since we implement the main




Fig. 3. Building blocks for sparse multiplication over \mathbb{F}_{36m} . (a) Three multipliers with a common operand. (b) Two multipliers with a common operand.




Fig. 4. Architecture of the coprocessor for the η_T pairing calculation.

loop of the reduced η_T pairing and the final exponentiation on the same hardware, we cannot share shift registers between up to three multipliers over \mathbb{F}_{3^m} anymore. The sparse multiplications over $\mathbb{F}_{3^{6m}}$ are carried out according to Algorithm 4. Since performing 15 or 18 multiplications over \mathbb{F}_{3^m} requires the same number of clock cycles, we implemented the multiplication over $\mathbb{F}_{3^{6m}}$ of the final exponentiation according to Karatsuba-Ofman's scheme in order to minimize the number of additions over \mathbb{F}_{3^m} . The computation of $\eta_T(P,Q)$ and the final exponentiation require 6560 clock cycles and 2527 clock cycles, respectively.




Fig. 5. Coprocessor for arithmetic over \mathbb{F}_{3^m} amenable for pairing computation

V. RESULTS AND COMPARISONS

Our reduced η_T pairing accelerator and the coprocessor for arithmetic over \mathbb{F}_{3^m} were captured in the VHDL language and prototyped on Altera Cyclone II and Xilinx Virtex-II Pro FPGAs. Table II summarizes our place-and-route results. We also designed the first ASIC implementation of the reduced η_T pairing $(0.18\mu\text{m})$ CMOS technology). Most of the current FPGAs include several memory blocks which allow one to implement register files at no extra cost in terms of slices (Xilinx) or Logic Elements (Altera). This is however not the case when dealing with ASICs and we selected the coprocessor for arithmetic over \mathbb{F}_{3^m} to design our PairingLite chip (Figure 6).

Several processors for the reduced η_T pairing (Table II) and the modified Tate pairing (Table III) have already been published. Since $\hat{e}(P,Q)$ can be computed from $\eta_T(P,Q)^M$ at almost no extra cost (Section II-C), we can compare our architectures against all these results.

To our best knowledge, Jiang [38] designed the fastest η_T pairing core (Table II). However, our processors achieves a better area-time trade-off. Additionally, our approach allows for reaching higher levels of security without risking to exhaust the FPGA resources. Jiang's coprocessor already requires one of the largest FPGAs available now.



Process TSMC CL018G (0.18µm CMOS) Area

193765 2NAND gates

Frequency 200 MHz Calculation time $46.7\mu s$

 $3849.6 \mu m \times 3849.6 \mu m$ Core size TSMC CQFP 100 pin Package Operating voltage VDD CORE: 1.8V, VDD IO: 3.3V Power consumption Total power: 671.739mW Consumption current Total current: 373.188mA

Temperature conditions 25°C

Output terminal Drive capability 4 mA

Fig. 6. The PairingLite chip.

In order to easily study the trade-off between calculation time and circuit area, Ronan et al. [39] wrote a C program which automatically generates a VHDL description of a coprocessor and its control according to the number of multipliers to be included and D. The ALU also embeds an adder, a subtracter, a cubing unit, and an inversion unit. Their fastest architecture embeds 8 multipliers (D=4) and is very similar to the hardware accelerator for the reduced η_T pairing proposed in Section IV-B. However, since our multipliers process D = 3 coefficients at each clock cycles and the inversion over \mathbb{F}_{3^m} is performed according to Fermat's little theorem, we achieve a smaller area. Furthermore, thanks to our sparse multiplication algorithm, we compute the η_T pairing in 6560 clock cycles, whereas Ronan et al. need 10089 clock cycles to complete the same task. They unrolled the exponent M and grouped the inversions together. Their final exponentiation is therefore much more expensive than ours: 5440 clock cycles against 2527.

Grabher and Page designed a coprocessor dealing with \mathbb{F}_{3^m} arithmetic, which is controlled by a general purpose processor [40]. Their hardware accelerator embeds a single multiplier over \mathbb{F}_{3^m} . Our architecture requires roughly 2.5 times as many slices, while performing up to nine multiplications in parallel.

VI. CONCLUSION

We proposed two parallel architectures to compute the reduced η_T pairing in characteristic three and reported the first ASIC implementation of a pairing accelerator. Our coprocessors take advantage of a novel sparse multiplication algorithm over \mathbb{F}_{36m} . Instead of minimizing the number of multiplications over \mathbb{F}_{3^m} , we tried to find a good trade-off between the number of multiplications and additions over \mathbb{F}_{3^m} . Our method also allows for sharing operands between up to three multipliers and reduces the number of accesses to memory compared to other algorithms.

Future works should include the design of parallel architectures for the reduced η_T pairing in characteristic two. The wired multipliers embedded in most of today's FPGA families should allow for cheaper and faster multipliers over \mathbb{F}_{2^m} . The study of the Ate pairing [48] would also be of interest, for it presents a large speedup when compared to the Tate pairing and also supports non-supersingular curves.

REFERENCES

[1] J.-L. Beuchat, M. Shirase, T. Takagi, and E. Okamoto, "An algorithm for the η_T pairing calculation in characteristic three and its hardware

- implementation," in Proceedings of the 18th IEEE Symposium on Computer Arithmetic, P. Kornerup and J.-M. Muller, Eds. IEEE Computer Society, 2007, pp. 97-104.
- [2] A. Menezes, T. Okamoto, and S. A. Vanstone, "Reducing elliptic curves logarithms to logarithms in a finite field," IEEE Transactions on Information Theory, vol. 39, no. 5, pp. 1639-1646, Sept. 1993.
- [3] G. Frey and H.-G. Rück, "A remark concerning m-divisibility and the discrete logarithm in the divisor class group of curves," Mathematics of Computation, vol. 62, no. 206, pp. 865-874, Apr. 1994.
- S. Mitsunari, R. Sakai, and M. Kasahara, "A new traitor tracing," IEICE Trans. Fundamentals, vol. E85-A, no. 2, pp. 481-484, Feb 2002.
- [5] R. Sakai, K. Ohgishi, and M. Kasahara, "Cryptosystems based on pairing," in 2000 Symposium on Cryptography and Information Security (SCIS2000), Okinawa, Japan, Jan. 2000, pp. 26-28.
- [6] A. Joux, "A one round protocol for tripartite Diffie-Hellman," in Algorithmic Number Theory - ANTS IV, ser. Lecture Notes in Computer Science, W. Bosma, Ed., no. 1838. Springer, 2000, pp. 385-394.
- [7] D. Boneh and M. Franklin, "Identity-based encryption from the Weil pairing," in Advances in Cryptology - CRYPTO 2001, ser. Lecture Notes in Computer Science, J. Kilian, Ed., no. 2139. Springer, 2001, pp. 213-
- [8] D. Boneh, B. Lynn, and H. Shacham, "Short signatures from the Weil pairing," in Advances in Cryptology - ASIACRYPT 2001, ser. Lecture Notes in Computer Science, C. Boyd, Ed., no. 2248. Springer, 2001, pp. 514-532.
- [9] D. Boneh, C. Gentry, and B. Waters, "Collusion resistant broadcast encryption with short ciphertexts and private keys," in Advances in Cryptology - CRYPTO 2005, ser. Lecture Notes in Computer Science, V. Shoup, Ed., no. 3621. Springer, 2005, pp. 258–275.
- [10] R. Dutta, R. Barua, and P. Sarkar, "Pairing-based cryptographic protocols: A survey," 2004, cryptology ePrint Archive, Report 2004/64.
- [11] R. Granger, D. Page, and N. P. Smart, "High security pairing-based cryptography revisited," in Algorithmic Number Theory - ANTS VII, ser. Lecture Notes in Computer Science, F. Hess, S. Pauli, and M. Pohst, Eds., no. 4076. Springer, 2006, pp. 480-494.
- [12] N. Koblitz and A. Menezes, "Pairing-based cryptography at high security levels," in Cryptography and Coding, ser. Lecture Notes in Computer Science, N. P. Smart, Ed., no. 3796. Springer, 2005, pp. 13-36.
- [13] V. S. Miller, "Short programs for functions on curves," 1986, available at http://crypto.stanford.edu/miller.
- -, "The Weil pairing, and its efficient calculation," Journal of Cryptology, vol. 17, no. 4, pp. 235-261, 2004.
- [15] P. S. L. M. Barreto, H. Y. Kim, B. Lynn, and M. Scott, "Efficient algorithms for pairing-based cryptosystems," in Advances in Cryptology - CRYPTO 2002, ser. Lecture Notes in Computer Science, M. Yung, Ed., no. 2442. Springer, 2002, pp. 354-368.
- [16] S. D. Galbraith, K. Harrison, and D. Soldera, "Implementing the Tate pairing," in Algorithmic Number Theory – ANTS V, ser. Lecture Notes in Computer Science, C. Fieker and D. Kohel, Eds., no. 2369. Springer, 2002, pp. 324-337.
- [17] I. Duursma and H. S. Lee, "Tate pairing implementation for hyperelliptic curves $y^2 = x^p - x + d$," in Advances in Cryptology – ASIACRYPT 2003, ser. Lecture Notes in Computer Science, C. S. Laih, Ed., no. 2894. Springer, 2003, pp. 111-123.
- [18] P. S. L. M. Barreto, S. D. Galbraith, C. Ó hÉigeartaigh, and M. Scott,

TABLE II HARDWARE ACCELERATORS FOR THE η_T pairing. The parameter D refers to the number of coefficients processed at each clock cycle by a multiplier.

	Curve	Technology	# multipliers	Area	Frequency [MHz]	Calc. time [μs]			
D / 1 [20]	T/E	V' . II D 100	F (D 4)	10540 1		-, -			
Ronan <i>et al.</i> [39]	$E(\mathbb{F}_{3^{97}})$	Virtex-II Pro 100	5 (D = 4)	10540 slices	84.8	187			
			8 (D = 4)	15401 slices	84.8	183			
Beuchat et al. [27]	$E(\mathbb{F}_{3^{97}})$	Virtex-II Pro 20	1 (D = 3)	1896 slices	156	178			
			1 (D = 7)	2711 slices	128	117			
			1 (D = 15)	4455 slices	105	92			
	$E(\mathbb{F}_{2^{239}})$	Virtex-II Pro 20	1 (D = 7)	2366 slices	199	196			
			1 (D = 15)	2736 slices	165	127			
			1 (D = 31)	4557 slices	123	107			
Jiang [38]	$E(\mathbb{F}_{3^{97}})$	Virtex-4 LX 200	Not specified	74105 slices	77.7	20.9			
Coprocessor for the η_T pairing & coprocessor for the final exponentiation									
	$E(\mathbb{F}_{3^{97}})$	Virtex-II Pro 30	9 (D = 3)	10897 slices	147	33			
Coprocessor for arithmetic over \mathbb{F}_{3^m} – PairingLite									
FPGA prototype	$E(\mathbb{F}_{3^{97}})$	Virtex-II Pro 30	9 (D = 3)	10262 slices	142	64			
ASIC	$E(\mathbb{F}_{3^{97}})$	$0.18 \mu \mathrm{m}$ CMOS	9 (D = 3)	193765 NAND	200	46.7			

TABLE III

HARDWARE ACCELERATORS FOR THE TATE PAIRING. THE PARAMETER D refers to the number of coefficients processed at each clock cycle by a multiplier. The architecture proposed by Kömürcü & Savas [41] does not implement the final exponentiation. Barenghi $et\ al.\ [42]$ compute the Tate pairing over \mathbb{F}_p , where p is a 512-bit prime number.

	Curve	Technology	# multipliers	Area	Frequency [MHz]	Calc. time [μs]
Keller et al. [43]	$E(\mathbb{F}_{2^{251}})$	Virtex-II 6000	1 (D = 6)	3788 slices	40	4900
	(2)		3(D=6)	6181 slices	40	3200
			9 (D = 6)	13387 slices	40	2600
Keller et al. [44]	$E(\mathbb{F}_{2^{251}})$	Virtex-II 6000	$13 \ (D=1)$	16621 slices	50	6440
	` - '		$13 \ (D=6)$	21955 slices	43	2580
			$13 \ (D = 10)$	27725 slices	40	2370
Kerins et al. [34]	$E(\mathbb{F}_{3^{97}})$	Virtex-II Pro 125	$18 \ (D=4)$	55616 slices	15	850
Kömürcü & Savas [41]	$E(\mathbb{F}_{3^{97}})$	Virtex-II Pro 4	$20 \ (D=1)$	14267 slices	77.3	250.7
		$0.25 \mu \text{m CMOS}$	$20 \ (D=1)$	10 mm^2	78	250
Grabher & Page [40]	$E(\mathbb{F}_{3^{97}})$	Virtex-II Pro 4	1 (D = 4)	4481 slices	150	432.3
Ronan et al. [45]	$C(\mathbb{F}_{2^{103}})$	Virtex-II Pro 100	$20 \ (D=4)$	21021 slices	51	206
			$20 \ (D=8)$	24290 slices	46	152
			$20 \ (D=16)$	30464 slices	41	132
Ronan et al. [46]	$E(\mathbb{F}_{2^{313}})$	Virtex-II Pro 100	$14 \ (D=4)$	34675 slices	55	203
			14 (D = 8)	41078 slices	50	124
			14 (D = 12)	44060 slices	33	146
Shu et al. [47]	$E(\mathbb{F}_{2^{239}})$	Virtex-II Pro 100	6 (D = 16),	25287 slices	84	41
			1 (D = 4),			
			1 (D = 2), and			
			1 (D = 1)			
Barenghi et al. [42]	$E(\mathbb{F}_p)$	Virtex-II 8000	4 (Montgomery)	33857 slices	135	1610

- "Efficient pairing computation on supersingular Abelian varieties," *Designs, Codes and Cryptography*, vol. 42, pp. 239–271, 2007.
- [19] J. H. Silverman, *The Arithmetic of Elliptic Curves*, ser. Graduate Texts in Mathematics. Springer-Verlag, 1986, no. 106.
- [20] E. R. Verheul, "Evidence that XTR is more secure than supersingular elliptic curve cryptosystems," *Journal of Cryptology*, vol. 17, no. 4, pp. 277–296, 2004.
- [21] L. C. Washington, *Elliptic Curves Number Theory and Cryptography*, 2nd ed. CRC Press, 2008.
- [22] C. Ó hÉigeartaigh, "Pairing computation on hyperelliptic curves of genus 2," Ph.D. dissertation, Dublin City University, 2006.
- [23] J.-L. Beuchat, N. Brisebarre, J. Detrey, E. Okamoto, M. Shirase, and
- T. Takagi, "Algorithms and arithmetic operators for computing the η_T pairing in characteristic three," *IEEE Transactions on Computers*, vol. 57, no. 11, Nov. 2008, to appear. An extended version is available as Report 2007/417 of the Cryptology ePrint Archive.
- [24] K. Fong, D. Hankerson, J. López, and A. Menezes, "Field inversion and point halving revisited," *IEEE Transactions on Computers*, vol. 53, no. 8, pp. 1047–1059, Aug. 2004.
- [25] P. S. L. M. Barreto, "A note on efficient computation of cube roots in characteristic 3," 2004, cryptology ePrint Archive, Report 2004/305.
- [26] S. Kwon, "Efficient Tate pairing computation for elliptic curves over binary fields," in *Information Security and Privacy – ACISP 2005*, ser. Lecture Notes in Computer Science, C. Boyd and J. M. González Nieto,

- Eds., vol. 3574. Springer, 2005, pp. 134-145.
- [27] J.-L. Beuchat, N. Brisebarre, J. Detrey, E. Okamoto, and F. Rodríguez-Henríquez, "A comparison between hardware accelerators for the modified Tate pairing over \mathbb{F}_{2^m} and \mathbb{F}_{3^m} ," in *Proceedings of Pairing 2008*, ser. Lecture Notes in Computer Science. Springer, 2008, to appear. An extended version is available as Report 2008/115 of the Cryptology ePrint Archive.
- [28] R. Granger, D. Page, and M. Stam, "On small characteristic algebraic tori in pairing-based cryptography," LMS Journal of Computation and Mathematics, vol. 9, pp. 64–85, Mar. 2006.
- [29] J. Guajardo, T. Güneysu, S. Kumar, C. Paar, and J. Pelzl, "Efficient hardware implementation of finite fields with applications to cryptography," *Acta Applicandae Mathematicae*, vol. 93, no. 1–3, pp. 75–118, Sept. 2006.
- [30] J.-L. Beuchat, T. Miyoshi, J.-M. Muller, and E. Okamoto, "Horner's rule-based multiplication over GF(p) and $GF(p^n)$: A survey," *International Journal of Electronics*, 2008, to appear.
- [31] S. E. Erdem, T. Yamk, and Ç. K. Koç, "Polynomial basis multiplication over GF(2^m)," *Acta Applicandae Mathematicae*, vol. 93, no. 1–3, pp. 33–55, Sept. 2006.
- [32] L. Song and K. K. Parhi, "Low energy digit-serial/parallel finite field multipliers," *Journal of VLSI Signal Processing*, vol. 19, no. 2, pp. 149– 166, July 1998.
- [33] T. Itoh and S. Tsujii, "A fast algorithm for computing multiplicative inverses in GF(2^m) using normal bases," *Information and Computation*, vol. 78, pp. 171–177, 1988.
- [34] T. Kerins, W. P. Marnane, E. M. Popovici, and P. S. L. M. Barreto, "Efficient hardware for the Tate pairing calculation in characteristic three," in *Cryptographic Hardware and Embedded Systems CHES 2005*, ser. Lecture Notes in Computer Science, J. R. Rao and B. Sunar, Eds., no. 3659. Springer, 2005, pp. 412–426.
- [35] E. Gorla, C. Puttmann, and J. Shokrollahi, "Explicit formulas for efficient multiplication in F_{36m}," in *Selected Areas in Cryptography – SAC 2007*, ser. Lecture Notes in Computer Science, C. Adams, A. Miri, and M. Wiener, Eds., no. 4876. Springer, 2007, pp. 173–183.
- [36] G. Bertoni, L. Breveglieri, P. Fragneto, and G. Pelosi, "Parallel hardware architectures for the cryptographic Tate pairing," in *Proceedings of* the Third International Conference on Information Technology: New Generations (ITNG'06). IEEE Computer Society, 2006.
- [37] J.-L. Beuchat, N. Brisebarre, M. Shirase, T. Takagi, and E. Okamoto, "A coprocessor for the final exponentiation of the η_T pairing in characteristic three," in *Proceedings of Waifi 2007*, ser. Lecture Notes in Computer Science, C. Carlet and B. Sunar, Eds., no. 4547. Springer, 2007, pp. 25–39.
- [38] J. Jiang, "Bilinear pairing (Eta.T Pairing) IP core," City University of Hong Kong – Department of Computer Science, Tech. Rep., May 2007.
- [39] R. Ronan, C. Murphy, T. Kerins, C. Ó hÉigeartaigh, and P. S. L. M. Barreto, "A flexible processor for the characteristic 3 η_T pairing," Int. J. High Performance Systems Architecture, vol. 1, no. 2, pp. 79–88, 2007.
- [40] P. Grabher and D. Page, "Hardware acceleration of the Tate pairing in characteristic three," in *Cryptographic Hardware and Embedded Systems* – CHES 2005, ser. Lecture Notes in Computer Science, J. R. Rao and B. Sunar, Eds., no. 3659. Springer, 2005, pp. 398–411.
- [41] G. Kömürcü and E. Savas, "An efficient hardware implementation of the Tate pairing in characteristic three," in *Proceedings of the Third International Conference on Systems – ICONS 2008*, E. P.-F. rland and M. Popescu, Eds. IEEE Computer Society, 2008, pp. 23–28.
- [42] A. Barenghi, G. Bertoni, L. Breveglieri, and G. Pelosi, "A FPGA coprocessor for the cryptographic Tate pairing over \(\mathbb{F}_p, \)" in Proceedings of the Fourth International Conference on Information Technology: New Generations (ITNG'08). IEEE Computer Society, 2008.
- [43] M. Keller, R. Ronan, W. P. Marnane, and C. Murphy, "Hardware architectures for the Tate pairing over GF(2^m)," Computers and Electrical Engineering, vol. 33, no. 5–6, pp. 392–406, 2007.
- [44] M. Keller, T. Kerins, F. Crowe, and W. P. Marnane, "FPGA implementation of a $GF(2^m)$ Tate pairing architecture," in *International Workshop on Applied Reconfigurable Computing (ARC 2006)*, ser. Lecture Notes in Computer Science, K. Bertels, J. Cardoso, and S. Vassiliadis, Eds., no. 3985. Springer, 2006, pp. 358–369.
- [45] R. Ronan, C. Ó hÉigeartaigh, C. Murphy, M. Scott, and T. Kerins, "Hardware acceleration of the Tate pairing on a genus 2 hyperelliptic curve," *Journal of Systems Architecture*, vol. 53, pp. 85–98, 2007.
- [46] —, "FPGA acceleration of the Tate pairing in characteristic 2," in Proceedings of the IEEE International Conference on Field Programmable Technology FPT 2006. IEEE, 2006, pp. 213–220.

- [47] C. Shu, S. Kwon, and K. Gaj, "FPGA accelerated Tate pairing based cryptosystem over binary fields," in *Proceedings of the IEEE Inter*national Conference on Field Programmable Technology – FPT 2006. IEEE, 2006, pp. 173–180.
- [48] F. Hess, N. Smart, and F. Vercauteren, "The Eta pairing revisited," *IEEE Transactions on Information Theory*, vol. 52, no. 10, pp. 4595–4602, Oct. 2006.