# Accelerating Homomorphic Evaluation on Reconfigurable Hardware Extended Version

Thomas Pöppelmann<sup>1\*</sup>, Michael Naehrig<sup>2</sup>, Andrew Putnam<sup>2</sup>, and Adrian Macias<sup>3</sup>

<sup>1</sup> Horst Görtz Institute for IT-Security, Ruhr-University Bochum, Germany thomas.poeppelmann@rub.de
<sup>2</sup> Microsoft Research, Redmond, Washington, USA {mnaehrig,anputnam}@microsoft.com
<sup>3</sup> Altera Corporation, San Diego, CA, USA amacias@altera.com

Abstract. Homomorphic encryption allows computation on encrypted data and makes it possible to securely outsource computational tasks to untrusted environments. However, all proposed schemes are quite inefficient and homomorphic evaluation of ciphertexts usually takes several seconds on high-end CPUs, even for evaluating simple functions. In this work we investigate the potential of FPGAs for speeding up those evaluation operations. We propose an architecture to accelerate schemes based on the ring learning with errors (RLWE) problem and specifically implemented the somewhat homomorphic encryption scheme YASHE, which was proposed by Bos, Lauter, Loftus, and Naehrig in 2013. Due to the large size of ciphertexts and evaluation keys, on-chip storage of all data is not possible and external memory is required. For efficient utilization of the external memory we propose an efficient double-buffered memory access scheme and a polynomial multiplier based on the number theoretic transform (NTT). For the parameter set  $(n = 16384, \lceil \log_2 q \rceil = 512)$  capable of evaluating 9 levels of multiplications, we can perform a homomorphic addition in 0.94 ms and a homomorphic multiplication in 48.67 ms.

Keywords: Homomorphic encryption, ring learning with errors, FPGA, reconfigurable computing

# 1 Introduction

A homomorphic encryption scheme enables a third party to perform meaningful computation on encrypted data and a prime example for an application is the outsourcing of a computational task into an untrusted cloud environment (see, e.g., [9, 16, 17, 36]). Such schemes come in different flavors, the most versatile being a fully homomorphic encryption (FHE) scheme, which allows an unlimited number of operations. The first FHE scheme was proposed by Gentry in 2009 [30] and led to a large number of new schemes optimized for better efficiency or security (e.g., [10, 12, 20, 24, 31, 33, 38]). FHE schemes usually consist of a so-called somewhat or leveled homomorphic scheme with limited functionality together with a procedure to bootstrap its capabilities to an arbitrary number of operations. The somewhat homomorphic encryption (SHE) schemes are usually a lot more efficient than their corresponding FHE counterparts because bootstrapping imposes a significant overhead. Examples of SHE schemes are the BGV [12] and LTV [38] schemes and the subsequent YASHE [8] scheme, which are relatively straightforward and conceptually simple as they mainly require polynomial multiplication and (bit level) manipulation of polynomial coefficients for evaluation of ciphertexts (i.e., mul, add). But even limited SHE schemes are still slow and especially for relatively complex computations, evaluation operations can take several hours, even on high-end CPUs [32, 37]. A natural question concerning FHE and SHE is whether reconfigurable hardware can be used to accelerate the computation. However, as ciphertexts and keys are large and require several megabytes or even gigabytes of storage for meaningful parameter sets, the internal memory of FPGAs is quickly exhausted, and required data transfers between host and FPGA might degrade the achievable performance.

<sup>\*</sup> This work was mainly carried out when the author was an intern in the Cryptography Research group at Microsoft Research, Redmond.

This article is based on an earlier article: Accelerating Homomorphic Evaluation on Reconfigurable Hardware, Thomas Pöppelmann Michael Naehrig Andrew Putnam and Adrian Macias, CHES 2015  $\odot$  IACR 2015.

These may be reasons that previous work has mainly focused on using GPUs [23,50,51] and ASICs [26, 54], and that FPGA implementations either work only with small parameters and on-chip memory [15] or explicitly do not take into account the complexity of transferring data between an FPGA and a host [13,45]. Also, for ASIC implementations, the area costs for caches and on-chip storage are high due to large parameter sizes. As an example, in [26] 99.25% of the 26.7 million gates are used to implement a 768 Kbyte cache. As a consequence, for our implementation we use the Catapult data center acceleration platform [44], which provides a Stratix V FPGA on a PCB with two 4 GB memory modules inserted into the expansion slot of a cloud server. This fits nicely into the obvious scenario in which homomorphic evaluation operations are carried out on encrypted data stored in the cloud. Since future data centers might be equipped with such accelerators, it makes sense to consider the Catapult architecture as a natural platform for evaluating functions with homomorphic encryption.

**Our Contribution.** To our knowledge, we provide the first fully functional FPGA implementation of the homomorphic evaluation operations (i.e., addition, multiplication) of a ring learning with errors (RLWE) based somewhat homomorphic encryption (SHE) scheme. Our main contribution is an efficient architecture for performing number theoretic transforms, which is used to implement the SHE scheme YASHE. Compared to previous FPGA implementations of integer-based FHE schemes (e.g., [13]) we especially take into account the complexity of using off-chip memory. Thus we propose and evaluate the usage of the cached-NTT [2,3] for bandwidth-efficient computations of products of large polynomials in  $\mathbb{Z}_q[X]/(X^n + 1)$  and the YASHE specific parts of the KeySwitch and Mult algorithms. The main computational burden is handled by a large integer multiplier built out of DSP blocks and modular reduction using Solinas primes. An implementation of the parameter set (n = 16384,  $\lceil \log_2 q \rceil = 512$ ) that can handle computations on the encrypted data of multiplicative depth up to L = 9 levels (for t = 1024) roughly matches the performance of a software implementation of the parameter set (n = 4096,  $\lceil \log_2 q \rceil =$ 128) supporting just one level [37]. With only 48.67 ms for a homomorphic multiplication (instead of several seconds in software) we provide evidence that hardware-accelerated somewhat homomorphic cryptography can be made practical for certain application scenarios.

# 2 Background

In this section we introduce the somewhat homomorphic encryption scheme YASHE, the NTT, and the Catapult framework.

# 2.1 Somewhat Homomorphic Scheme YASHE

The homomorphic encryption scheme YASHE [8] is based on the multi-key fully homomorphic encryption scheme from [38] and the modified, provably-secure version of NTRU presented in [48]. Stehlè and Steinfeld show in [48] how to modify the NTRU public key scheme [35] in order to make it provably secure based on the ring learning with errors (RLWE) problem [39]. López-Alt et al. [38] demonstrate that this modified NTRU encryption can be used to construct a multi-key fully homomorphic encryption scheme. However, they only prove security under an additional assumption, the so-called Decisional Small Polynomial Ratio (DSPR) assumption. In [8], it is shown that a scale-invariant version of the modified NTRU scheme can be used as a basis for a fully homomorphic multiplication operation in this scheme is very costly and [8] contains a more practical variant YASHE' with a much more efficient homomorphic multiplication algorithm. This is achieved by reintroducing the DSPR assumption in addition to RLWE. YASHE' is leveled homomorphic and due to its scale-invariance achieves its homomorphic capabilities without the modulus switching technique. Next, we describe this scheme, which we use under the name YASHE in this paper.

The system parameters are fixed as follows: a positive integer  $m = 2^k$  that determines the ring  $R = \mathbb{Z}[X]/(X^n + 1)$  and its dimension  $n = \varphi(m) = m/2$ , two moduli q and t with 1 < t < q, discrete probability distributions  $\chi_{\text{key}}, \chi_{\text{err}}$  on R, and an integer base w > 1. We view R to be the ring of polynomials with integer coefficients taken modulo the *m*-th cyclotomic polynomial  $X^n + 1$ . Let  $R_q = R/qR \cong \mathbb{Z}_q[X]/(X^n + 1)$  be defined by reducing the elements in R modulo q, similarly we define  $R_t$ .

 $R/qR \cong \mathbb{Z}_q[X]/(X^n+1)$  be defined by reducing the elements in R modulo q, similarly we define  $R_t$ . A polynomial  $\mathbf{a} \in R_q$  can be decomposed using base w as  $\mathbf{a} = \sum_{i=0}^{\ell_{w,q}-1} \mathbf{a}_i w^i$ , where the  $\mathbf{a}_i \in R$  have coefficients in (-w/2, w/2]. The scheme YASHE makes use of the functions  $\mathsf{Dec}_{w,q}(\mathbf{a}) = ([\mathbf{a}_i]_w)_{i=0}^{\ell_{w,q}-1}$  and

Table 1: YASHE parameter sets and supported number of multiplicative levels for different plaintext moduli t. Following the analysis in [37], they provide at least 80 bits of security. The parameter for sampling the discrete Gaussian error distribution is s = 8.

Set	n	q	q'	$\ell_{w,q}$		Leve	ls	
					$t = 2^{20}$	$t = 2^{10}$	$t = 2^5$	t = 2
Ι	4096	$2^{124} - 2^{64} + 1$	$2^{262} - 2^{56} + 1$	2	0	1	1	1
II	16384	$\left 2^{512}-2^{32}+1\right $	$\left 2^{1040} - 2^{32} + 1\right $	8	6	9	11	14

 $\mathsf{Pow}_{w,q}(\mathbf{a}) = ([\mathbf{a}w^i]_q)_{i=0}^{\ell_{w,q}-1}$ , where  $\ell_{w,q} = \lfloor \log_w(q) \rfloor + 1$ . Both functions take a polynomial and map it to a vector of polynomials in  $R^{\ell_{w,q}}$ . They satisfy the scalar product property  $\langle \mathsf{Dec}_{w,q}(\mathbf{a}), \mathsf{Pow}_{w,q}(\mathbf{b}) \rangle = \mathbf{ab} \pmod{q}$ .

The homomorphic encryption scheme YASHE consists of algorithms for key generation, encryption and decryption. The evaluation functions that allow computation on encrypted data are the two functions Add and Mult. The latter consists of two parts, the rounded multiplication RMult and the key switching step KeySwitch.

 $\begin{aligned} & \mathsf{KeyGen}(d,q,t,\chi_{\mathrm{key}},\chi_{\mathrm{err}},w): \text{Sample } \mathbf{f}' \leftarrow \chi_{\mathrm{key}} \text{ until } \mathbf{f} = [\mathbf{t}\mathbf{f}'+1]_q \text{ is invertible modulo } q. \text{ Compute the} \\ & \text{inverse } \mathbf{f}^{-1} \in R \text{ of } \mathbf{f} \text{ modulo } q, \text{ sample } \mathbf{g} \leftarrow \chi_{\mathrm{key}} \text{ and set } \mathbf{h} = [\mathbf{tg}\mathbf{f}^{-1}]_q. \text{ Sample } \mathbf{e}, \mathbf{s} \leftarrow \chi_{err}^{\ell_{w,q}}, \text{ compute} \\ & \boldsymbol{\gamma} = [\mathsf{Pow}_{w,q}(\mathbf{f}) + \mathbf{e} + \mathbf{h} \cdot \mathbf{s}]_q \in R^{\ell_{w,q}} \text{ and output } (\mathsf{pk},\mathsf{sk},\mathsf{evk}) = (\mathbf{h},\mathbf{f},\boldsymbol{\gamma}). \end{aligned}$ 

Encrypt(**h**, **m**): For a message  $\mathbf{m} \in R/tR$ , sample  $\mathbf{s}, \mathbf{e} \leftarrow \chi_{\text{err}}$ , scale  $[\mathbf{m}]_t$  by the value  $\lfloor q/t \rfloor$ , and output  $\mathbf{c} = \left[ \lfloor \frac{q}{t} \rfloor [\mathbf{m}]_t + \mathbf{e} + \mathbf{hs} \right]_q \in R$ .

**Decrypt**( $\mathbf{f}, \mathbf{c}$ ): Decrypt  $\mathbf{c}$  as follows. First compute the ring product  $[\mathbf{fc}]_q$  modulo q, scale it down by the factor t/q over the rational numbers, round it and reduce it modulo t, i.e. output  $\mathbf{m} = \left[ \left| \frac{t}{q} [\mathbf{fc}]_q \right] \right]_t \in R$ .

 $\mathsf{Add}(\mathbf{c}_1, \mathbf{c}_2)$ : Add the two ciphertexts modulo q, i.e. output  $\mathbf{c}_{\mathrm{add}} = [\mathbf{c}_1 + \mathbf{c}_2]_q$ .

 $\mathsf{RMult}(\mathbf{c}_1, \mathbf{c}_2)$ : Compute the product  $\mathbf{c}_1 \mathbf{c}_2$  without reduction modulo q over the integers, scale by t/q, round the result and reduce modulo q to output

$$ilde{\mathbf{c}}_{\mathrm{mult}} = \left[ \left\lfloor \frac{t}{q} \mathbf{c}_1 \mathbf{c}_2 \right\rceil \right]_q.$$

KeySwitch( $\tilde{\mathbf{c}}_{\text{mult}}, \mathsf{evk}$ ): Compute the *w*-decomposition vector of the input element  $\tilde{\mathbf{c}}_{\text{mult}}$  and output the scalar product with the evaluation key  $\mathsf{evk}$ , reduced modulo q:  $\mathbf{c}_{\text{mult}} = [\langle \mathsf{Dec}_{w,q}(\tilde{\mathbf{c}}_{\text{mult}}), \mathsf{evk} \rangle]_q$ .

 $Mult(\mathbf{c}_1, \mathbf{c}_2, evk)$ : First apply RMult to  $\mathbf{c}_1$  and  $\mathbf{c}_2$  and then KeySwitch to the result. Output the ciphertext  $\mathbf{c}_{mult} = KeySwitch(RMult(\mathbf{c}_1, \mathbf{c}_2), evk)$ .

In Table 1, we provide the implemented parameter sets and their number of supported multiplicative levels determined by the worst case bounds given in [8]. The plaintext modulus in our implementation is t = 1024 for both parameter sets. Since changing t is relatively easy, we also give the number of multiplicative levels for various other choices to illustrate the dependence on t and possible trade-offs. According to the analysis in [37], moduli stay below the maximal bound to achieve 80 bits of security against the distinguishing attack with advantage  $2^{-80}$  as discussed there. The error distribution  $\chi_{\text{err}}$  is the n-dimensional discrete Gaussian with parameter s = 8 and the key distribution samples polynomials with uniform random coefficients in  $\{-1, 0, 1\}$ . Note that one ciphertext requires  $n\lceil \log_2(q)\rceil$  bits (1 MiB for Set II) and the evaluation key is  $(\ell_{w,q})n\lceil \log_2(q)\rceil$  bits large (8 MiB for parameter Set II).

The reason why we have selected a scale-invariant scheme is that we can avoid modulus switching so that we do not have to deal with various moduli in hardware. And we have chosen YASHE over Fan and Vercauteren's (FV) scale-invariant version of BGV [12] because it has one-element ciphertexts. A detailed comparison of FV [28] with YASHE [8], as well as details on the implementation and parameter selection can be found in [37].

# 2.2 Number Theoretic Transform

Polynomial multiplication can be performed with  $\mathcal{O}(n \log n)$  operations in  $\mathbb{Z}_q$  using the number theoretic transform (NTT), which is basically an FFT defined over a finite field or ring. Given a primitive *n*-th root of unity  $\omega$  the forward transformation  $\operatorname{NTT}_q(\mathbf{a})$  of a length-*n* sequence  $(\mathbf{a}[0], ..., \mathbf{a}[n-1])$  with elements in  $\mathbb{Z}_q$  is defined as  $\mathbf{A}[i] = \sum_{j=0}^{n-1} \mathbf{a}[j]\omega^{ij} \mod q$  and the inverse transformation  $\operatorname{INTT}_q(\mathbf{A})$  as  $\mathbf{a}[i] = n^{-1} \sum_{j=0}^{n-1} \mathbf{A}[j]\omega^{-ij} \mod q$  for i = 0, 1, ..., n-1 (see [22,41,55] for more information on the NTT). For efficient multiplication of polynomials in  $R_q = \mathbb{Z}_q[X]/(X^n + 1)$ , one can use the negative wrapped convolution, which removes the need for zero padding of input polynomials. Let  $\omega$  be a primitive *n*-th root of unity in  $\mathbb{Z}_q$  and  $\psi^2 = \omega$ . For two polynomials  $\mathbf{a} = \mathbf{a}[0] + \mathbf{a}[1]X + \cdots + \mathbf{a}[n-1]X^{n-1}$  and  $\mathbf{b} = \mathbf{b}[0] + \mathbf{b}[1]X + \cdots + \mathbf{b}[n-1]X^{n-1}$  of degree at most n-1 with elements in  $\mathbb{Z}_q$ , we define  $\mathbf{d} = \mathbf{d}[0] + \cdots + \mathbf{d}[n-1]X^{n-1}$  as the negative wrapped convolution of  $\mathbf{a}$  and  $\mathbf{b}$  so that  $\mathbf{d} = \mathbf{a} * \mathbf{b} \mod (X^n + 1)$ . We further define the representation  $\hat{\mathbf{y}} = \mathbf{y}[0] + \psi \mathbf{y}[1]X + \cdots + \psi^{n-1}\mathbf{y}[n-1]X^{n-1}$  and use it as  $\hat{\mathbf{a}}, \hat{\mathbf{b}}$  and  $\hat{\mathbf{d}}$ . In this case it holds that  $\hat{\mathbf{d}} = \operatorname{INTT}_q(\operatorname{NTT}_q(\hat{\mathbf{a}}) \circ \operatorname{NTT}_q(\hat{\mathbf{b}}))$ , where  $\circ$  means coefficient-wise multiplication [22,55].

Various algorithms that implement the FFT efficiently and which are directly applicable for the NTT are reviewed in [18]. A popular choice is a radix-2, in-place, decimation-in-time (DIT) [19] or decimation-in-frequency (DIF) [29] algorithm that requires roughly  $\frac{n}{2} \log_2(n)$  multiplications in  $\mathbb{Z}_q$  (see [1, 43, 46] for implementation results). Note that in the FFT context precomputed powers of the primitive root of unity  $\omega$  are often referred to as *twiddle factors*.

It is also worth mentioning that other algorithms for efficient polynomial multiplication like Karatsuba's method, Nussbaumer's method, or Fermat [4] and Mersenne variants of the NTT exist [41]. However, the regular structure of FFT/NTT algorithms, previous successful hardware implementations targeting lattice-based cryptography (see [1,15,43,46]), the ability to use efficient Solinas primes [47], and available work like the cached-FFT [2,3] make the NTT our first choice for a hardware implementation.

The primes q and q' we use in our implementation are Solinas primes of the form  $q = 2^y - 2^z + 1$ , y > z such that  $q \equiv 1 \pmod{2n}$ . In order to find a primitive 2*n*-th root of unity  $\psi \in \mathbb{Z}_q$  that is needed in the NTT transforms as mentioned above, we simply chose random non-zero elements in  $a \in \mathbb{Z}_q$ , until  $a^{(q-1)/2n} \neq 1$  and  $a^{(q-1)/2} = -1$  and then set  $\psi = a^{(q-1)/2n}$ .

#### 2.3 Cached-FFT

In this section we revisit the cached-FFT algorithm proposed by Baas [2, 3]. It is designed for systems with hierarchical memory like modern processors that usually have several layers of fast cache memory (e.g., L1, L2) and then relatively slow main memory (e.g., DRAM). It is assumed that the cache that contains C coefficients can be accessed faster and with much less latency than the rest of the memory and that the cache is much smaller than the total number of coefficients n. The high-level description of the steps of the cached-FFT or cached-NTT (obtained from [3], with small updates and adapted notation) is:

- 1. n input coefficients are loaded into main memory.
- 2. C of the n coefficients are loaded into the cache.
- 3. As many butterflies as possible are computed using the data in the cache.
- 4. Processed data in the cache is flushed to main memory.
- 5. Steps 2-4 are repeated until all n words have been processed once.
- 6. Steps 2–5 are repeated until the FFT has been completed.

The following definitions (also obtained from [3] with small updates and adapted notation) are useful when describing the cached-FFT algorithm:

- An epoch (E) is the portion of the cached-FFT algorithm where all n coefficients are loaded into a cache, processed, and written back to main memory once. Normally,  $E \ge 2$ . Steps 2–5 in the listing above comprise the computations performed on one epoch.
- A group (G) is the portion of an epoch where a block of data is read from main memory into a cache, processed, and written back to main memory. Steps 2–4 in the listing above comprise the operations performed on a group. A group contains C coefficients.
- A pass (P) is the portion of a group where each word in the cache is read, processed with a butterfly, and written back to the cache once.



Fig. 1: Dataflow diagram of a 64-point cached-FFT split into two epochs with eight coefficients in each group/cache parameterized as (n=64, E=2, G=8, P=3, C=8). This figure is based on [3, Figure 3]).

Dimension	Epochs	Cache size	Groups	Passes per epoch
(n)	(E)	(C = n/G)	(G = n/C)	$\left  (P = \log_2(n)/E) \right $
2048	1	2048	1	11
2048	11	2	1024	1
4096	1	4096	1	12
4096	2	64	64	6
4096	3	16	256	4
4096	4	8	512	3
4096	6	4	1024	2
4096	12	2	2048	1
8192	1	8192	1	13
8192	13	2	4096	1
16384	1	16384	1	14
16384	2	128	128	7
16384	7	4	4096	2
16384	14	2	8192	1
32768	1	32768	1	15
32768	3	32	1024	5
32768	5	8	4096	3
32768	15	2	16384	1
65536	1	65536	1	16
65536	2	256	256	8
65536	4	16	4096	4
65536	8	4	16384	2
65536	16	2	32768	1

**Table 2:** Configuration options (n, E, C, G, P) of the cached-FFT for various values of n usually used in RLWE-based homomorphic cryptography.

A cached-FFT is balanced if there are an equal number of passes in the groups from all epochs.
 Balanced cached-FFTs do not exist for all FFT lengths.

When describing an FFT or NTT we thus denote the number of epochs by E, the number of groups by G, the number of coefficients in the cache by C, and the number of passes by P. The required computation on a group is just a standard Cooley-Tukey, radix-2, in-place, DIT FFT/NTT [18,19], denoted as C-NTT and the number of stages or passes (recursive divisions into sub-problems) of the C-NTT is  $P = \log_2(n/G)$ . Thus one C-NTT on a group requires  $\frac{Pn}{2G}$  multiplications in  $\mathbb{Z}_q$ . A dataflow diagram of a 64-point radix-2 decimation-in-time cached-FFT that splits the computation into two epochs, each consisting of eight groups, is given in Figure 1. Different configuration options of the cached-FFT for dimensions  $n \ge 2048$ are given in Table 2 where C, G, P depend on the chosen number of epochs E for a given dimension n. For the actual details of the implementation of address generation we refer to the description in [2, 3]. However, referring to the E = 2 case displayed in Figure 1, it is easy to see that, with a hardware implementation in mind, it is necessary to read 2n coefficients from the main memory and to write 2ncoefficients back to the main memory to compute the FFT. However, only two of these reads/writes are non-consecutive (i.e., the reordering) while two read/writes are in order. Additionally, it is possible, e.g., after epoch zero, to choose whether to write consecutive and then to read reordered or the other way round. Another interesting observation for the E = 2 case is that the twiddle factors in epoch zero are the same for each group. When the cached-FFT algorithm is used to implement the NTT algorithm (with built-in reduction by  $X^n + 1$ ) it is also possible to merge the multiplication by powers of  $\psi$  and the actual NTT computation as proposed in [46, Section 3.2].

A bitreversal is necessary as the cached-FFT is not order preserving and expects bit-reversed input and produces an ordered output. The functions to compute the bitreversal (Bitrev) of an address is given in Algorithm 1 and the computation of the cached-NTT reordering of an address (Reorder) is given in Algorithm 2. Note that both functions assume n to be a power of two.

Algorithm 1 Bitreversal operation	Algorithm 2 Cached-NTT reordering			
1: func $\operatorname{Bitrev}(x \in [0, 2^n))$	1: <b>func</b> Reorder $(x \in [0, 2^n))$			
2: $//x$ is an integer in binary form $x = x_{n-1} \dots x_0$	2: $//x$ is an integer in binary form $x = x_{n-1} \dots x_0$			
3: <b>for</b> $i = 0$ <b>to</b> $n - 1$ <b>do</b>	3: $y_{n/2-1,,0} \leftarrow x_{n-1,,n/2}$			
4: $y_i \leftarrow x_{n-1-i}$	4: $y_{n-1,,n/2} \leftarrow x_{n/2-1,,0}$			
5: end for	5: return $y$			
6: return $y$	6: end func			
7: end func				

#### 2.4 Catapult Architecture/Target Hardware

Because a primary application of homomorphic encryption is use in untrusted clouds, we chose to implement YASHE using a previously proposed FPGA-based datacenter accelerator infrastructure called Catapult [44]. Catapult augments a conventional server with an FPGA card attached via PCIe that features a medium size Stratix V GS D5 (5GSMD5) FPGA, two 4 GB DDR3-1333 SO-DIMM (small outline dual inline memory module) memory modules, and a private inter-FPGA 2-D torus network. In the original work, Catapult was used to accelerate parts of the Bing search engine, and a prototype consisting of 1,632 servers was deployed. The two DRAM controllers on the board can be used either independently or combined in a unified interface. When used independently the DIMM modules are clocked with 667 MHz. The Catapult shell [44, Section 3.2.] provides a simple interface to access the DRAM and to communicate with the host server. It uses roughly 23% of the available device resources, depending on the used functionality like DRAM, PCIe, or 2-D torus network. Application logic is implemented as a role. For our design, we restrict the accelerator to only a single FPGA card per server. Spanning multiple FPGAs is a promising avenue for improving performance, but is left for future work. Note also that none of the work presented here is exclusive to Catapult and that any FPGA board with two DRAM channels, a sufficiently large FPGA, and fast connection to a host server will suffice. However, Catapult is specifically designed for datacenter workloads, so it presents realistic constraints on cost, area, and power for our accelerator.

## 3 High Level Description

The goal of our implementation is to accelerate the (cloud) server-based evaluation operations Mult and Add of YASHE (and polynomial multiplication in general) without interaction with the host server using the Catapult infrastructure. Key generation, encryption, and decryption are assumed to be performed on a client and are not in the scope of this work. However, we would like to note that except for a Gaussian sampler, most components required for key generation, encryption, and decryption are already present in our design.

Our main building block is a scalable NTT-based polynomial multiplier that supports the two moduli q and q'. The computation of the NTT is by far the most expensive operation and necessary for the polynomial multiplications in RMult and KeySwitch, which are called during a Mult operation. Other computations like polynomial addition or pointwise multiplication are realized using the hardware building blocks from the NTT multiplier. The modulus  $q' > nq^2$  is used to compute

$$\mathbf{c}_1 \mathbf{c}_2 = \text{INTT}_{q'}(\text{NTT}_{q'}(\mathbf{c}_1) \circ \text{NTT}_{q'}(\mathbf{c}_2))$$

in RMult exactly without modular reduction as each coefficient of  $\mathbf{c}_1$  and  $\mathbf{c}_2$  is smaller than q and thus each coefficient of the result is guaranteed to be smaller than  $nq^2$ . Reductions modulo q are required for the computation of the scalar product  $\mathbf{c}_{\text{mult}} = [\langle \mathsf{Dec}_{w,q}(\tilde{\mathbf{c}}_{\text{mult}}), \mathsf{evk} \rangle]_q$  in KeySwitch and the polynomial addition in Add. A naive implementation of KeySwitch would require  $\ell_{w,q}$  polynomial multiplications and  $\ell_{w,q} - 1$  polynomial additions. By using the NTT and its linearity we just compute

$$\mathsf{KeySwitch}(\tilde{\mathbf{c}}_{\mathrm{mult}}, \overline{\mathsf{evk}}) = \mathrm{INTT}_{q} \left( \sum_{i=0}^{\ell_{w,q}-1} \mathrm{NTT}_{q} \left( [(\mathbf{c}_{\mathrm{mult}})_{i}]_{w} \right) \circ \overline{\mathsf{evk}}_{i} \right)$$
(1)



Fig. 2: Block diagram of our HomomorphicCore core used to implement YASHE. The design is controlled by a host server using the CatapultShell and has access to two 4 GB DDR3-1333 DRAMs.

and store the evaluation keys  $\operatorname{evk}_i$  in NTT form as  $\operatorname{\overline{evk}}_i = \operatorname{NTT}_q(\operatorname{evk}_i)$  for  $i \in [0, \ell_{w,q} - 1]$  (similar to [23, Algorithm 2]). To deal with the limited internal memory when computing the NTT we use the aforementioned cached-FFT algorithm [2,3]. This enables us to exploit the memory hierarchy on Catapult where we have access to fast but small FPGA-internal memory ( $\approx 4.9$  MiB) and large but slow external DRAM (two times 4 GB). We also incorporate some of the optimizations to the NTT proposed in [46]. By merging the multiplication by powers of  $\psi$  into the twiddle factors of the main NTT computation we not only save *n* multiplications but also eliminate expensive read and write operations. To optimally utilize the burst read/write capabilities of the DRAM<sup>4</sup> we have designed our core in a way that we balance non-continuous reorderings and continuous reads or writes. While we only implemented two main parameter sets, our approach is scalable and could be extended to even larger parameter sets<sup>5</sup> and is also generally applicable as we basically implement polynomial multiplication, which is common in most RLWE-based homomorphic encryption schemes.

The general architecture of our HomomorphicCore design is shown in Figure 2. We have divided our implementation into a memory management unit (NTTMemMgr) and an NTT computation unit (NttCore). The NTTMemMgr component performs the steps 2 and 4 of the listing in Section 2.3 (load/store of groups) while NttCore is responsible for step 3 (butterfly computations on the cache). Both components have access to the memories ConstDualBuf and DataDualBuf. The DataDualBuf buffer contains a configurable number of groups of a polynomial and the ConstDualBuf buffer contains the constants (e.g., twiddle factors or evaluation keys) that correspond to the groups in DataDualBuf. To the NttCore it does not matter which subset of the cached-NTT has to be computed as this is only determined by the loaded data and twiddle factors. This makes the design simpler and also easier to test. To support moduli q and q' we implemented two butterfly units that share one large integer multiplier. Both buffers are double-

<sup>&</sup>lt;sup>4</sup> The throughput of the DRAM is drastically increased if large continuous areas of the memory are read at once using the so called *burst mode*.

<sup>&</sup>lt;sup>5</sup> However, in this case the current tools for RTL-level simulation are clearly a limiting factor as verification in the simulator becomes extremely time consuming. As a consequence, it appears that a generic architecture supporting small parameter sets is almost mandatory to allow relatively efficient simulation and debugging and thus less debug cycles for the larger parameter sets.

buffered so that the NttCore component can compute on one subset of the data while the NTTMemMgr component can load or store a new subset from or into the other buffer. Ciphertexts, NTT constants, and keys are held in one of the two DRAMs (Dram0 or Dram1) and are provided to the core from the outside over the UserIo and CatapultShell components. The CatapultShell component implements a simple PCI Express (PCIe) interface that allows the host server to issue commands (e.g., Add, or Mult) and to transfer data. Evaluated ciphertexts are also stored in the DRAM and can be read by the host after a computation is finished.

# 4 Hardware Architecture

In this section we describe our hardware architecture with an emphasis on the memory bandwidth-friendly cached-NTT polynomial multiplier.

#### 4.1 Implementation of the Cached-NTT and Memory Addressing

A crucial aspect when implementing the cached-NTT is efficient access to the main memory (i.e., DRAM) and the use of burst transfers. In this section we describe how data is transferred between the main memory (DramO and Dram1) and the cache memory (DataDualBuf and ConstDualBuf) and how these transfers are optimized.

General Idea. The cached-FFT has been designed for systems with a small cache that supports fast access to coefficients during the computation of a C-NTT on a group. For our core we do not have a transparent cache, like on a CPU, but implement the fast directly addressable internal on-chip memories DataDualBuf and ConstDualBuf using BRAMs. As we know exactly which values are required at which time, we explicitly load a group into the internal memory before and write it back after a C-NTT computation. The necessary reordering (see Figure 1) is either performed before or after a computation on a group and done when reading from or writing data into the DRAM. As the DRAM is large enough, plenty of memory is available for temporary storage, but one epoch has to be computed completely and the reordering has to be finished before the next epoch can be computed. In general, it would be sufficient to just store one group consisting of C = n/G coefficients in each buffer of DataDualBuf. However, we allow the storage and computation on K groups/caches (configurable as generic during synthesis) in D-BRAM0 and D-BRAM1 at the same time (when computing modulo q). One reason is that for relatively small groups we can then avoid frequent waiting for the pipeline to clear after a C-NTT has been computed. Additionally, storing of multiple groups allows more efficient usage of burst reads and writes.

For efficiency and simplicity we restrict our implementation to a cached-NTT with two epochs<sup>6</sup> (see Table 2 for possible numbers of epochs and groups). While it is in general possible to also support three or more epochs this would lead to more memory transfers. The reasons is that each epoch requires one to write the whole polynomial subsequently into the cache and also to subsequently read the whole polynomial after the C-NTT computations are finished. Additionally, more than two epochs result in more complicated address generation. Thus, our implementation supports only dimensions  $n = 2^{n'}$  for even values of n'. For Set I we use (n=4096, E=2, G=64, P=6) and for Set II (n=16384, E=2, G=128, P=7).

Supported Commands. To simplify the implementation of homomorphic evaluation algorithms (see Section 5) and to abstract away implementation details we support a specific set of instructions to store or load groups or constants and to compute the C-NTT on such stored groups. A complete set of available commands is provided in Table 3. These commands could also be used to implement other homomorphic schemes and they can be directly used to realize polynomial multiplication in  $\mathbb{Z}_q[X]/(X^n + 1)$  and  $\mathbb{Z}_{q'}[X]/(X^n + 1)$ .

Each command consists of a name, which is mapped to an opcode, and zero, one, or two parameters that define the source or destination of data to be transferred or the buffer on which a computation should be performed. A command either blocks Dram0, Dram1, or NttCore and commands can be executed in

 $<sup>^{6}</sup>$  With only one epoch the cached-NTT becomes the standard Cooley-Tukey NTT and the cache contains all n coefficients.

parallel, in case no resource conflict happens. Memory transfer and computation commands do not interfere due to the dual-buffering. Additionally, commands can be configured for specific situations. For commands operating on DramO or Dram1 the configuration describes how a storage operation should be performed. Supported modes are a continuous burst transfer ([burst]), or bit-reversal of coefficients ([bitrev]), and/or cached-NTT reordering ([reorder]) during a write or read operation. The [q] and [q']configuration determines whether transfers operate on polynomials modulo q or polynomials modulo q'. When a homomorphic operation has to be performed the top-level state machine also has to provide the base address of the inputs and the base address of the result memory block. Each command also supports a specific maximum burst transfer size, which is discussed in the next paragraph.

The commands itself are described in Table 3. As an example, the load-group[burst]( $\mathbf{t}, x$ ) command loads groups x to x+K-1 from the DRAM at base-address of  $\mathbf{t}$  into a buffer using the DRAM's fast burst mode. The store-group[reorder, bitrev]( $\mathbf{t}, x$ ) command stores the groups x to x+K-1 in the DRAM at base-address of  $\mathbf{t}$  but performs the reordering of the cached-NTT and also a bit-reversal. An example of a command used to load constants is the load-twiddles[fwd,q](x, y) command that loads the twiddle factors required to compute groups x to x+K-1 in epoch y using burst mode. While the previous commands can be used to implement general polynomial multiplication, we also provide the YASHE specific load-groupexpand, load-chunk, and store-chunk commands. The reason is that the KeySwitch algorithm requires the expansion of one polynomial into  $\ell_{w,q}$  polynomials (from now on also referred to as *chunks*). For efficiency reasons, the computations are thus performed in parallel on all decomposed polynomials and the larger amount of data to be transferred is handled by the previously mentioned commands. The width of the data ports of DataDualBuf and ConstDualBuf is  $\frac{q'}{2}$  bits so that we can either store one coefficient modulo q in one position on half of a coefficient modulo q'. As a consequence, the minimal size of D-BRAMO and D-BRAM1 is  $\frac{\lceil \log_2 q' \rceil \cdot K \cdot n \cdot \ell_{w,q}}{2G}$  bits.



Fig. 3: Usage of burst mode when performing the reordering when writing coefficients from the internal buffer to the external DRAM for a cached-NTT with parameters (n = 64, E = 2, G = 8) and K = 4.

Usage of Burst Transfers. A significant advantage of storing multiple groups is that this allows the usage of the DRAM's burst mode. In case memory is written or read continuously ([burst]) it is straightforward to see that KC coefficients can be handled in one burst transfer. But also when performing the cached-NTT reordering ([reorder]) the simultaneous reordering of multiple groups allows

Table 3: Commands that are used to implement YASHE with HomomorphicCore. Depending on the configuration of each memory transfer command, different burst widths can be realized.

Command	Param. $p_1$	Param. $p_2$	Resource	Configuration	Entries each $\left\lceil \frac{\log_2\left(q'\right)}{2} \right\rceil$ bits	Max. burst entries each $\left[\frac{\log_2(q')}{2}\right]$ bits			
load-group-expand	DRAM address	group	Dram0	[burst]	Kn/G	Kn/G			
Loads groups $p_{i=0}^{\ell w, q}$	$p_2$ to $p_2 + K - p_2$ to $\ell_{w,q}$ poly	- 1 using vnomials, a	$p_1$ as based and stores t	se address, perfor he decomposed pol	ms the decom ynomials in the	position $\text{Dec}_{w,q}(\tilde{\mathbf{c}}_{\text{mult}}) =$ 2 DataDualBuf buffer.			
store-chunks	DRAM address	group	Dram0	$[\operatorname{burst},q]$ $[\operatorname{burst},q']$	$\frac{\ell_{w,q} Kn/G}{2Kn/G}$	$\frac{\ell_{w,q} Kn/G}{2Kn/G}$			
Saves groups $p_2$ in DataDualBuf at	to $p_2 + K - 1$ of a base address $p_1$	ll $\ell_{w,q}$ deco	omposed p	olynomials $([q])$ or	spitted coefficie	ents modulo $q'$ ( $[q']$ ) stored			
load-chunks	DRAM address	group	Dram0	$\begin{bmatrix} [\text{burst},q'] \\ [\text{reorder},q'] \\ [\text{reorder},\text{bitrev},q'] \\ [\text{reorder},q] \end{bmatrix}$	$\begin{array}{c} 2Kn/G\\ 2Kn/G\\ 2Kn/G\\ \ell_{w,q}Kn/G\end{array}$	$2Kn/G \ 2K \ 2n/G \ \ell_{w,q}K$			
Equivalent to sto	re-chunks.								
store-group	DRAM address	group	Dram0	[burst] [reorder,bitrev] [reorder]	$ \begin{array}{c} Kn/G \\ Kn/G \\ Kn/G \end{array} $	${Kn/G \atop n/G \atop K}$			
Saves groups $p_2$ t	to $p_2 + K - 1$ of th	e polynomi	al stored i	n DataDualBuf at b	ase address $p_1$ .				
load-group	DRAM address	group	Dram0	[burst] [bitrev]	Kn/G Kn/G	$\frac{Kn/G}{1}$			
Equivalent to <b>sto</b>	re-group.								
load-twiddles	group G	epoch $E$	Dram1	$ \begin{array}{c} [(\mathrm{fwd} \mathrm{inv}),q] \\ [(\mathrm{fwd} \mathrm{inv}),q'] \end{array} $	n/(2G) n/G	$n/(2G) \ n/G$			
Loads the precon $E = p_2$ into Const	nputed forward o tDualBuf using b	or inverse t urst read.	widdle fac	tors for modulus $q$	or $q'$ for group	ps $p_1$ to $p_1 + K$ and epoch			
load-psis	group G	-	Dram1	$\begin{bmatrix} q \\ q' \end{bmatrix}$	n/G 2n/G	${n/G} {2n/G}$			
Loads the powers saves them in Cor	of $\psi^{-1}$ for ground stDualBuf.	ps $p_1$ to $p_1$	+K - 1 a	and moduli $q$ or mo	dulus $q'$ from D	RAM using burst read and			
load-evks	DRAM address	group	Dram1	-	$\ell_{w,q}n/G$	$\ell_{w,q}n/G$			
Loads the $\ell_{w,q}$ diusing burst read.	fferent evaluation Evaluation keys	n key parts are always	for groups modulo $q$ .	s $p_2$ to $p_2 + K - 1$ s	stored at base a	ddress $p_1$ into ConstDualBuf			
ntt-on-buffer	chunk	-	NttCore	$\left[ \left( q q^{\prime}\right) \right]$	-	-			
Computes the C- multiply accumul	NTT on chunk $p$ ate (MAC) operation	$p_1$ stored in ations.	n DataDual	Buf using either m	odulus q or mo	dulus $q'$ and requiring $\frac{Pn}{2G}$			
mul-psi	chunk	-	NttCore	$\begin{bmatrix} q \\ [q', \text{round}] \end{bmatrix}$	-	-			
Multiplies chunk YASHE rounding	$p_1$ stored in Dat operation is perf	aDualBuf b ormed afte	y powers or r the NTT	of $\psi^{-1}$ stored in Co	onstDualBuf. If (	configured with [round] the			
mul-evk	chunk	-	NttCore	-	-	-			
Multiplies chunk modulo $q$ .	$p_1$ in DataDualB	uf by the	evaluation	keys stored in Co	nstDualBuf. Op	erates only on polynomials			
accumulate	chunk	-	NttCore	-	-	-			
Adds chunks $p_1$ t	o chunk 0 stored	in DataDua	1Buf. Open	rates only on polyn	omials modulo	<i>q</i> .			
mul-point-wise	-	-	NttCore	[(q q')]	-	-			
Point-wise multip	Point-wise multiplication of two polynomials in ConstDualBuf.								



Fig. 4: Usage of burst transfers between the internal cache (BRAM) and the main memory (DRAM) with cached-NTT parameters (n = 64, E = 2, G = 8) and a memory transfer command using [reorder,bitrev].

better utilization of burst operations<sup>7</sup>. In Figure 3 the cache can hold K = 4 groups and it becomes evident this allows to write K coefficients using burst mode. In this example coefficient 0 (group 0), coefficient 8 (group 1), coefficient 16 (group 2), and coefficient 24 (group 3) will be saved in a continuous memory region after reordering (burst 0). Thus in general, by iterating over the groups and then over the addresses we can write K coefficients using burst mode and thus reduce memory transfer times significantly. Note that the non-continuous access to memory in D-BRAMO dos not introduce a performance bottleneck as the memory is implemented using BRAMs that do not cause a performance penalty when being accessed non-continuously.

Another improvement is visualized in Figure 4 which shows the combination of the bit-reversal with the reordering procedure of the cached-NTT ([reorder,bitrev]). When computing Bitrev(Reorder(addr)) it becomes evident that the content of each group can be transferred continuously. It is thus possible to write a whole group (C = n/G coefficients) using burst mode. In this case it is only necessary to read the coefficients in non-continuous order from the BRAM and to compute an offset to store them using burst mode. From this analysis it can be seen that it is even preferable to compute the reordering together with the bit-reversal instead of only the reordering, as the size of the burst write is even larger in this case for relevant parameters (i.e., n/G instead of G).

#### 4.2 Computation of the C-NTT on the Cache

The C-NTT is computed on each group in the cache (see the black box in Figure 1) and requires arithmetic operations that dominate the area costs of our implementation. Each C-NTT on a group requires  $\frac{Pn}{2G}$ multiplications in  $\mathbb{Z}_q$  (or  $\mathbb{Z}_{q'}$ ) and the whole cached-NTT requires  $EG\frac{Pn}{2G} = \frac{n\log_2(n)}{2}$  multiplications in  $\mathbb{Z}_q$  (or  $\mathbb{Z}_{q'}$ ). The number of stages or passes of the C-NTT, which are the recursive divisions into sub-problems, is  $P = \log_2(n/G)$ . The address generation in NttCore, which implements the C-NTT, is independent of the group or epoch that is processed. This allows a simple data-path and also testability independently of the memory transfer commands. To saturate the pipelined butterfly unit of the NTT, two reads and two writes are required per cycle and we use the well-known fact that the buffer can be split into two memories, one for even and one for odd addresses (see [42]). While this approach might lead to wasted space in block memories if small polynomials do not fill a whole block RAM, as in [43] and optimized in [1, 46], it is not a concern for the large parameter sets we are dealing with. The only input to the NTT, besides the actual polynomial coefficients, that depend on the current group or epoch are the constants like twiddle factors, powers of  $\psi^{-1}$ , or the evaluation key evk. We decided to store each constant in a continuous memory region and load them into the TWID-RAM or EVK-RAM buffers depending on the current group or epoch. While it would also be possible to compute the twiddle factors on-the-fly (as in [46]) this approach would require an additional expensive  $q' \times q'$  multiplier and modulo unit. Additionally, we do not exploit redundancies in twiddle factors or other tricks so that we are able to

<sup>&</sup>lt;sup>7</sup> In the following we only discuss the case of writing coefficients from the FPGA (BRAM) into the external memory (DRAM) in reordered or reordered and bit-reversed fashion. However, the same ideas can be also applied for loading from the DRAM and writing into the BRAM on the FPGA.

load constants using the fast burst mode. The only important observation is that when E = 2 the same twiddle factors are used for the computation of all groups of the first epoch of the NTT.

Large Integer Multiplication. For best performance of the NTT<sub>q</sub> our architecture requires a pipelined NTT butterfly that is able to compute a  $\log_2(q) \times \log_2(q)$  multiplication, modular reduction, and two accumulations per cycle. For the butterfly of the NTT<sub>q'</sub>, execution in one clock cycle is not necessary as the maximum data width of the ConstDualBuf and DataDualBuf components is  $\frac{q'}{2}$ . Thus at least two cycles are needed to load a coefficient from the buffer in which one coefficient modulo q' is split into chunk 0 and chunk 1. For the design of the  $\log_2(q) \times \log_2(q)$  multiplier we tried to be flexible enough for eventual changes of parameters and future extension and designed two 576 × 576-bit multipliers matching the range of the 576-bit DRAM interface so that we eventually could support KeySwitch only with  $\lceil \log_2(q) \rceil = 576$ . Currently, the largest required bit width is  $\frac{1040}{2} \times \frac{1040}{2}$ -bits, when the multiplier is used in time-shared mode to implement a pipelined  $q' \times q'$ -bit multiplication in four cycles.

To instantiate the multiplier we used a traditional RTL design ( $MUL_{RTL}$ ) that uses four pipelined 72 × 72-bit multipliers generated using the Altera MegaWizard to instantiate a 144 × 144-bit multiplier. The instantiation of four 144 × 144-bit multipliers yields a 288 × 288-bit multiplier and finally a pipelined 576 × 576-bit multiplier. We also did experiments with DSP Builder Advanced Blockset ( $MUL_{DSP}$ ) which runs within the Simulink environment. A standalone instantiation of  $MUL_{DSP}$  allowed higher clock rates than  $MUL_{RTL}$  but when we used  $MUL_{DSP}$  in our core the synthesis and fitting time increased and final resource consumption was unchanged.

Solinas Reduction. For modular reduction common methods are Barrett reduction [5], Montgomery reduction [40], and reductions based on special prime numbers [49]. However, for very large values, general methods like Barrett or Montgomery modular reduction require a large number of additions or even a large multiplier and are thus expensive, slow, and also hard to write generically. As a consequence, we restrict the moduli q and q' to Solinas primes [47] of the form  $2^y - 2^z + 1$  for  $y, z \in \mathbb{Z}$  and y > z. A modular reduction circuit can then be configured by providing the input bit width and the values y and z as generics/parameters. The implementation only requires a few shifts and few additions/subtractions to perform a modular reduction. To achieve timing a sufficient number of registers has been inserted between adders and shifters in the RTL design.

## 5 Configuration of our Core for YASHE

For our prototype we have implemented YASHE's homomorphic evaluation operations Add and Mult using the architecture described in Section 4. As space is limited we only cover the RMult and KeySwitch functions in detail, which are essential for the implementation of Mult. All homomorphic evaluation operations use the hardware architecture described in Section 4 and the commands provided in Table 3. The commands are executed by a large state machine implemented in HomomorphicCore, which is also responsible for interaction with the Catapult shell and host PC.

#### 5.1 Implementation of RMult

For RMult, a standard integer polynomial multiplication in  $\mathbb{Z}_{q'}[X]/(X^n + 1)$  is required after which the result is rounded and reduced modulo q. Selecting  $q' > nq^2$  guarantees that the product  $\mathbf{c}_1\mathbf{c}_2$  of two polynomials  $\mathbf{c}_1, \mathbf{c}_2 \in \mathbb{Z}_q[X]/(X^n + 1)$  is computed over the integers and not being reduced before it is rounded. Instead of using a single routine for RMult, the host server can make separate calls to a single forward transformation  $\mathbf{\bar{c}}_i = \mathsf{RMultFwd}(\mathbf{c}_i)$  so that polynomials to be multiplied with multiple other polynomials have to be transformed only once into the NTT domain. The  $\mathbf{\tilde{c}}_{\text{mult}} = \mathsf{RMultInv}(\mathbf{\bar{c}}_1, \mathbf{\bar{c}}_2)$  routine then takes two transformed polynomials  $\mathbf{\bar{c}}_1, \mathbf{\bar{c}}_2$  as input and computes the product by performing pointwise multiplication, the inverse NTT, and rounding of the result. While we give up some efficiency (e.g., merging of forward transformation and point-wise multiplication) by this approach, it seems beneficial to provide this additional flexibility when computing homomorphic circuits.

The (simplified) sequence of executed commands for RMultFwd is provided in Algorithm 3, but for the actual implementation load/store operations and NTT computations are executed in parallel to make use of the double-buffer capability of the DataDualBuf and ConstDualBuf components. In step 5 of RMultFwd the input polynomial is expected to be saved in bitreversed order already. This is either ensured by the user when the polynomial is initially transferred to the device or by our implementation in the last step of KeySwitch. The only execution of a reordering load operation is performed in step 11 and all other loads or stores use the burst mode. Thus the second reordering is delayed till the pointwise multiplication in RMultInv which is given in Algorithm 4. In RMultInv the first block of operations (step 3 to 7) is responsible for the pointwise multiplication. Note that the Add operation of YASHE is basically this loop but mul-point-wise is exchanged by a command for addition in  $\mathbb{Z}_q$ . The first NTT-related load is performed in step 11 in which the final reordering of the forward transform together with the bitreversal step is performed. The final rounding operation  $\left[\left\lfloor \frac{t}{q}\mathbf{t}_2\right
ight]_q$  is included into the mul-psi[q', round] command. After that the result  $\tilde{\mathbf{c}}_{mult}$  is in  $\mathbb{Z}_q[X]/(X^n + 1)$ .

Algorithm 3 Forward transformation of an input			orithm 4 Pointwise multiplication and in-			
poly	nomial in RMult	verse transformation in RMult				
1: <b>f</b>	1: <b>func</b> $RMultFwd(\mathbf{c}_i)$		$\mathbf{unc} \; RMultInv(\bar{\mathbf{c}}_1, \bar{\mathbf{c}}_2)$			
2:	$//{ m Epoch}$ 0	2:	//Pointwise multiplication			
3:	$load-twiddles[\mathrm{fwd},q'](0,0)$	3:	forall groups $x \in 0 \dots G/K - 1$ :			
4:	forall groups $x \in 0 \dots G/K - 1$ :	4:	load-chunks[ $burst,q'$ ]( $\mathbf{c}_1, Kx$ )			
5:	$load\operatorname{-group}[\operatorname{burst}](\mathbf{c}_i,Kx)$	5:	load-chunks[burst, $q'$ ]( $\mathbf{c}_2, Kx$ )			
6:	ntt-on-buffer $[q'](0)$	6:	$mul\operatorname{-point-wise}[q']()$			
7:	$store-chunks[\mathrm{burst},q'](\mathbf{t},Kx)$	7:	store-chunks $[burst,q'](\mathbf{t}_1, Kx)$			
8:	$//{ m Epoch}$ 1	8:	$//{ m Epoch}$ 0			
9:	forall groups $x \in 0 \dots G/K - 1$ :	9:	$load-twiddles[\mathrm{inv},q'](0,0)$			
10:	load-twiddles[ $fwd,q'$ ]( $Kx,1$ )	10:	forall groups $x \in 0 \dots G/K - 1$ :			
11:	load-chunks[reorder, $q'$ ]( $\mathbf{t}, Kx$ )	11:	load-chunks[reorder,bitrev, $q'$ ]( $\mathbf{t}_1, Kx$ )			
12:	ntt-on-buffer $[q'](0)$	12:	ntt-on-buffer $[q'](0)$			
13:	store-chunks[burst, $q'$ ]( $\bar{\mathbf{c}}_i, Kx$ )	13:	store-chunks[burst, $q'$ ]( $\mathbf{t}_2, Kx$ )			
14:	${f return}\; ar{{f c}}_i$	14:	$//{ m Epoch}$ 1			
15: •	end func	15:	forall groups $x \in 0 \dots G/K - 1$ :			
		16:	$load ext{-twiddles}[\operatorname{inv},q'](Kx,1)$			
		17:	load-psis[q'](Kx)			
		18:	load-chunks[reorder, $q'$ ]( $\mathbf{t}_2, Kx$ )			
		19:	ntt-on-buffer $[q'](0)$			
		20:	$mul-psi[q', \operatorname{round}](0)$			
		21:	store-group[reorder,bitrev]( $\tilde{\mathbf{c}}_{mult}, Kx$ )			
		22:	${f return}~{ ilde {f c}_{ m mult}}$			
		23: e	end func			

# 5.2 Implementation of KeySwitch

The control-flow used to implement KeySwitch based on the commands introduced in Section 4 and Equation 1 is given in Algorithm 5. For the forward transformation (step 2 to step 19) the coefficients of the input polynomial  $\tilde{\mathbf{c}}_{\text{mult}}$  can be loaded using the burst mode as they have already been stored in bitreversed representation in RMultInv. The decomposition  $\text{Dec}_{w,q}(\tilde{\mathbf{c}}_{\text{mult}}) = ([(\tilde{\mathbf{c}}_{\text{mult}})_i]_w)_{i=0}^{\ell_{w,q}-1}$  is performed on-the-fly inside the FPGA using the load-group-expand[burst] command. The NTT is then performed on all  $\ell_{w,q}$  decomposed polynomials in the buffer. As the twiddle factors are identical for each polynomial we only have to load and store K sets of twiddle factors into the ConstDualBuf component (each set containing  $P \cdot \ell_{w,q}/2$  coefficients). During the NTT computation on all polynomials the results are accumulated (step 18) and then stored (step 19). The relatively slow reordering operation load-chunks[reorder, q] is performed at the beginning of the second epoch and not after the first epoch as the accumulation and multiplication with the evaluation keys takes additional time so that we can balance the time required for memory transfers and computation. As the forward transformed polynomials are already stored in the correct order, we just have to perform a burst read at the beginning of the inverse transformation in step 24. Additionally, the computation is much less involved as we only have to compute one INTT<sub>q</sub> and not  $\ell_{w,q}$  computations of NTT<sub>q</sub> caused by the decomposition. It is not possible to merge the multiplication by powers of  $\psi^{-1}$  into the NTT twiddle factors for the inverse transformation [46] as we use the Cooley-Tukey butterfly. The multiplication by powers of  $\psi^{-1}$  is performed by the mul-psi command and the constants are loaded into the memory space reserved for the evaluation key during the forward transformation by load-psis. The multiplication by the scalar  $n^{-1}$  is merged into the  $\psi^{-1}$  values.

Alge	orithm 5 Key switching in YASHE		
1: <b>f</b>	$\mathbf{\tilde{unc}} \operatorname{KeySwitch}(\tilde{\mathbf{c}}_{\mathrm{mult}}, \bar{\mathbf{evk}})$	20:	//Inverse transform:
2:	//Fwd. transform and accumulation:	21:	load-twiddles[ $inv,q$ ](0,0)
3:	$load-twiddles[\mathrm{fwd}, q](0, 0)$	22:	$//{ m Epoch}$ 0
4:	$//{ m Epoch} \ 0$	23:	forall groups $x \in 0 \dots G/K - 1$ :
5:	forall groups $x \in 0 \dots G/K - 1$ :	24:	$load\operatorname{-}group[\operatorname{burst}](\mathbf{t}_2, Kx)$
6:	$load ext{-group-expand}[\mathrm{burst}]( ilde{\mathbf{c}}_{\mathrm{mult}}, Kx)$	25:	ntt-on-buffer[q](0)
7:	forall chunks $y \in 0 \dots \ell_{w,q} - 1$ :	26:	store-group[reorder]( $\mathbf{t}_1, Kx$ )
8:	ntt-on-buffer $[q](y)$	27:	//Epoch 1
9:	store-chunks $[burst,q](\mathbf{t}_1,Kx)$	28:	forall groups $x \in 0 \dots G/K - 1$ :
10:	$//{ m Epoch}$ 1	29:	$load\text{-twiddles}[\mathrm{inv},q](Kx,1)$
11:	forall groups $x \in 0 \dots G/K - 1$ :	30:	load-psis[q](Kx)
12:	load-twiddles[fwd,q](Kx,1)	31:	$load\operatorname{-}group[\operatorname{burst}](\mathbf{t}_1, Kx)$
13:	$load-evk(\bar{evk},Kx)$	32:	ntt-on-buffer[q](0)
14:	load-chunks[reorder, $q$ ]( $\mathbf{t}_1, Kx$ )	33:	mul-psi[q](0)
15:	<b>forall</b> chunks $y \in 0 \dots \ell_{w,q}$ :	34:	store-group[reorder, bitrev]( $\mathbf{c}_{\text{mult}}, Kx$ )
16:	ntt-on-buffer[q](y)	35:	$\mathbf{return} \ \mathbf{c}_{\mathrm{mult}}$
17:	mul-evk[q](y)	36: <b>e</b>	nd func
18:	accumulate(y)		
19:	store-group[reorder, bitrev]( $\mathbf{t}_2, Kx$ )		

#### 6 Results and Comparison

In this section we provide post place-and-route (post-PAR) results and performance measurements of our implementation on the Catapult board [44] equipped with an Altera Stratix V (5GSND5H) FPGA and two 4 GB DRAMs.

#### 6.1 Resource Consumption and Performance

The resource consumption of our implementation is reported in Table 4. Achieving a high clock frequency for parameter Set II is challenging. One reason seems to be that, due to our design choices, we have to deal with extremely large structures like several thousand bit wide adders and a large integer multiplier. Such structures are tedious to manually optimize and it is hard to determine an optimal pipeline length. Another reason is that the design is congested and that placement and fitting have to satisfy strict constraints imposed by the PCIe and DRAM controllers in the Catapult shell. Still, switching to larger devices to reduce congestion would also increase costs. In our core the critical path is currently in the pipelined rounding circuit required for RMult and we instantiated our design using the  $MUL_{RTL}$  multiplier which allows faster simulation and synthesis compared to the  $MUL_{DSP}$  design provided by the DSP Builder. However, higher clock frequencies in future work might be easier to achieve with automated tools like the DSP Builder and the resulting  $MUL_{DSP}$  design.

Cycle counts for evaluation operations are given in Table 5 and are obtained using the PerfMonitor component that logs cycle counts and transfers them to the host server over PCIe, if requested. The usual approach of obtaining cycle counts from simulation is not possible as we are using an external DRAM without a cycle accurate simulation model. Note that the Mult operation requires to execute RMult and

Table 4: Resource consumption of our implementation (including communication).

Implementation	ALM	FF	DSP	BRAM Bits	MHz
Set I $(n=4096, K=8)$	69,058~(40~%)	144,747	144 (9 %)	$ 8,031,568\ (19\ \%)$	100
Set II $(n=16384, K=4)$	141,090 (82 %)	391,773	$ 577\ (36\ \%)$	17,626,400 (43 %)	66

KeySwitch. Also note that the runtime does not simply scale for higher clock frequencies as the DDR memory interface is running in its own clock domain and thus the memory bandwidth is not significantly increased by higher clock frequencies of the HomomorphicCore component.

A good indicator for the efficiency of our memory addressing is the saturation of the  $\log(q) \times \log(q)$  modular multiplier. One NTT requires  $\frac{n}{2}\log_2(n)$  multiply-accumulate (MAC) operations so that KeySwitch operating on *G* groups and two epochs takes at least  $C_{KS}(\ell_{w,q}, n) = (\ell_{w,q} + 1)(\frac{n}{2}\log_2(n) + n)$  cycles assuming one clock cycle per MAC ( $\ell_{w,q}$  forward and one inverse NTT, see Equation 1). For parameter Set II we get  $C_{KS}(8, 16384) = 1,179,648$  as lower bound on the number of cycles for KeySwitch which is close to the measured 1,372,519 cycles. For RMult approx.  $C_{RM}(n) = 3(4\frac{n}{2}\log_2 n) + 2(4n)$  cycles are required (three transformations, point-wise and  $\psi^{-1}$  multiplication; four cycles per MAC) and the saturation of the MAC unit is  $\frac{C_{RM}(16384)}{1,839,987} = 0.84$ .

**Table 5:** Cycle counts and runtimes for the different evaluation algorithms of YASHE measured on the Catapult board.

Implementation	Mult	Add	KeySwitch	RMult	RMultFwd	RMultInv
$\begin{vmatrix} \text{Set I} & (n=4096) \\ 100 & \text{MHz} & (K=8) \end{vmatrix} $ time	675,326 6.75 ms	$\begin{array}{c} 19,057 \\ 0.19 \ {\rm ms} \end{array}$	478,911 4.79 ms	${}^{196,415}_{1.96\ {\rm ms}}$	$[160,693] \\ 1.61 \ {\rm ms}$	$\frac{157,525}{1.58} \text{ ms}$
$\begin{vmatrix} \text{Set II} & (n=16384) \\ 66 & \text{MHz} & (K=4) \end{vmatrix} $ time	$\begin{vmatrix} 3,212,506 \\ 48.67 \ \mathrm{ms} \end{vmatrix}$	$\begin{bmatrix} 61,775\\ 0.94 \text{ ms} \end{bmatrix}$	$\begin{vmatrix} 1,372,519 \\ 20.80 \text{ ms} \end{vmatrix}$	1,839,987 27.88 ms	587,664 8.90 ms	$\begin{array}{c} 664,\!659 \\ 10.07 \ \mathrm{ms} \end{array}$

#### 6.2 Comparison with Previous Work

Cao et al. [13] describe an implementation of the integer-based FHE scheme by Coron et al. [20] on a Virtex-7 FPGA (XC7VX980T) but unlike our work they explicitly do not take into account the bottleneck that may be caused by accessing off-chip memory. The integer multiplication is realized with the integer-FFT algorithm from [27] and a large Barrett reducer that uses Virtex-7 DSPs. Their implementation achieves a speed up factor of 11.25 compared to a software implementation but for large parameter sets, which might promise even higher speed ups (e.g., 44), the design does not fit on current FPGAs anymore and only synthesis results are given. An FPGA implementation of an integer multiplier for the Gentry-Halevi [31] FHE scheme is proposed by Wang and Huang in [53]. The architecture requires about 462,983 ALUs, and 720 DSPs on a Stratix-V (55GSMD8N3F45I4) and allows 768K-bit multiplications implemented using a 64k-point FFT. It is reported to be about two times faster than an implementation on an NVIDA C2050 GPU using a similar approach. Another 768K-bit multiplication architecture was proposed by Wang et al. in [54] targeting ASICs and FPGAs. An outline of an implementation of a homomorphic encryption scheme is given in [21] using Matlab/Simulink and the Mathwork HDL coder. It uses the Chinese remainder theorem (CRT) and the NTT but the used tools limit the available basic multiplier width to 128 bits and the design approach would require multiple FPGAs in order to deal with large vector lengths up to  $n = 2^{14}$ .

An ASIC implementation of a million-bit multiplier for integer-based FHE schemes has been presented by Doröz et al. in [26]. It uses the Schönhage–Strassen algorithm and the NTT, which operates on an on-chip cache. The computation of the product of two 1,179,648-bit integers takes 5.16 million clock cycles. Synthesis results for a chip using the TSMC 90 nm cell library show a maximum clock frequency of 666 MHz and thus a runtime of 7.74 ms for this operation. The whole chip requires 26.7 million gates where 26.5 million gates are attributed to the 768 Kbyte cache and the runtime is equivalent to a software implementation. This shows, similar to our result, that the biggest challenges in the implementation of homomorphic cryptography in hardware are the large ciphertext sizes that do not fit into block RAMs (our case) or caches instantiated with the standard library (Doröz et al. [26]).

Wang et al. [52] presented the first GPU implementation of an FHE scheme and provide results for the Gentry-Halevi [31] scheme on an NVIDIA C2050 GPU. The results were subsequently improved in [50] as all computations are carried out in the FFT-domain. A GPU implementation of the leveled fully homomorphic encryption scheme by Brakerski et al. [12] is given in [51]. In more recent work [23] Dai et al. provide an implementation of the DHS [25] NTRU-based fully homomorphic scheme based on the scheme by López-Alt, Tromer and Vaikuntanathan (LTV) [38]. For the parameter set ( $n = 16384, \log(q) = 575$ ) that supports the evaluation of the 24 level deep decryption circuit of the Prince block cipher [6], they require 0.063 seconds for multiplication and 0.89 seconds for relinearization (key switching) on a 2.5 GHz Xeon E5-2609 equipped with an NVIDIA GeForce GTX 690. While the parameters for polynomial arithmetic and the DHS scheme are similar to YASHE, in DHS one basically sets  $\ell_{w,q} = \lceil \log_2(q) \rceil$  (i.e., the evaluation key consists of  $\lceil \log_2(q) \rceil$  polynomials) and thus far more forward transformations are required for key switching. However, their reported performance of RMult is almost the same as in our implementation.

A software library that implements the Brakerski-Gentry-Vaikuntanathan (BGV) [11, 12] scheme is described in [34] and freely available. In [37] a software implementation of YASHE is reported which for the parameter set ( $n = 4096, q = 2^{127} - 1, w = 2^{32}$ ) executes Add in 0.7 ms, RMult in 18 ms, and KeySwitch in 31 ms on an Intel Core i7-2600 running at 3.4 GHz. So our hardware implementation can evaluate Mult on a parameter set supporting 9 levels in 48.67 ms while a software implementation requires 49 ms for a parameter set supporting only 1 multiplicative level.

In concurrent work Roy et al. [45] proposed an implementation of YASHE with parameter  $n = 2^{15}$ and a modulus of  $\log_2(q) = 1228$  bits. Because of the larger parameter set they can support evaluation of the decryption circuit of the SIMON-64/128 block cipher. Moreover, their implementation does not require to set  $\mathbf{f}(X) = X^n + 1$  when operating in the polynomial ring  $\mathbb{Z}_q[\mathbf{x}]/\langle \mathbf{f} \rangle$  so that SIMD operations on homomorphic ciphertexts are supported. On the other hand they also use a much larger next generation FPGA (Virtex-7 XC7V1140T) from a different vendor so that a comparison is naturally hard especially regarding the economical benefits of using FPGAs. We see the biggest contribution of the work by Roy et al. in their efficient implementation of independent processors that use the CRT to decompose polynomials. This approach avoids large integer multiplier and simplifies routing and performance tuning. When we designed our core, the added complexity and the need to lift polynomials from CRT to natural representations in hardware appeared to be too expensive. However, the authors of [45] do not consider the costs of moving data between external memory and the FPGA but just assume unlimited memory bandwidth. This naturally simplifies the design and placement but does not appear to be a realistic assumption. Especially, when taking into account that DRAM or PCIe cores will also require logic resources on the device, occupy clock domains, and could cause timing problems. In our work a considerable amount of time was spent to implement efficient memory transfers and to optimize the algorithms in this regard. However, we see our work and the work of Roy et al. as a first step towards an efficient accelerator.

All in all, currently not enough data points exist (also due to the vast amount of different schemes) to decide whether GPUs, ASICs, or FPGAs are the most suitable platform for FHE/SHE accelerators. However, huge area costs for caches and long design and manufacturing times do not favor ASICs. FPGAs and GPUs (based on [25]) appear to achieve similar performance. Given that datacenters are a prime candidate for homomorphic encryption, the advantages in scale and total cost of ownership (TCO) described in [44] suggest that FPGAs might not only be competitive with GPUs, but even preferable. This work shows that FPGAs are competitive on performance, and are a viable alternative.

## 6.3 Software Performance

Our software implementation of YASHE was mainly written to generate test vectors and to prototype and test the optimized algorithms. In Table 6 we provide performance numbers for our implementation of YASHE. However, the implementation is not optimized for the CPU architecture but resembles the execution flow of the hardware implementation. A direct comparison with our hardware implementation does not seem fair but we still provide the results to give a rough estimate on performance in software.

We have also implemented the RMult algorithms using Nussbaumer's method [7,41] (denoted RMult<sub>Nb</sub>) and achieved better performance than with the NTT using q'. But as a fast software implementation is not in the scope of this work we did not investigate the root cause for the better performance but consider a detailed comparison of both algorithms as valuable future work. In Table 7 we also report implementation results of an open-source implementation by Lepoint and Naehrig [37]. Their implementation has received more optimization efforts, performs better, but is also benchmarked on a faster CPU architecture.

Table 6: Software performance of our prototype implementation YASHE of the evaluation operations as described in Section 5. Experiments were executed on an Intel Core i7-2760 QM CPU running at 2.4 GHz and 8 GB RAM.

Parameter Set	$RMult_{NTT}$	$RMult_{Nb}$	KeySwitch	Add	RMultFwd	RMultInv
Set I $(n = 4096, \ell_{w,q} = 2)$	$190 \mathrm{ms}$	$83 \mathrm{ms}$	$ 70 \mathrm{ms} $	$\left  0.24 \text{ ms} \right $	$76 \mathrm{ms}$	$75 \mathrm{~ms}$
Set II $(n = 16384, \ell_{w,q} = 8)$	6.21 s	$1.73~{\rm s}$	$ 5.04 \ s$	$ 0.0013 \ s $	$1.62 \mathrm{~s}$	$2.34~{\rm s}$

**Table 7:** Software performance of an implementation of YASHE obtained from [37]. Experiments were performed using an Intel Core i7-2600 at 3.4 GHz with hyper-threading turned off and over-clocking ('turbo boost') disabled.

Parameter Set	KeyGen	Encrypt	Decrypt	Mult	KeySwitch	Add
$(n = 4096, \ell_{w,q} = 4)$	$3.4 \mathrm{~s}$	$16 \mathrm{ms}$	$15 \mathrm{~ms}$	$18 \mathrm{ms}$	$31 \mathrm{ms}$	$\left 0.7 \text{ ms}\right $

# 7 Conclusion and Future Work

In this work we have shown the potential of FPGAs to accelerate somewhat homomorphic encryption despite the large size of ciphertexts and keys. We provided a generically applicable polynomial multiplier and an implementation of the evaluation steps of the YASHE somewhat homomorphic encryption scheme. Our evaluation shows a speedup of roughly 100 times over the software implementation provided in [37] or in other words we can support a n = 16384 parameter set (roughly 9 levels) in hardware with a running time equivalent to a n = 4096 parameter set in software (only one level).

While implementing the scheme we encountered several challenges that might also be a good start for future work. A big issue was verification and simulation time due to the large problem sizes. While parameter Set I can be verified in several minutes it takes more than half an hour to verify Mult and Add for parameter set II on a standard desktop computer using Questasim 10.4. As a consequence, it is extremely important to develop an implementation using generic structures so that verification and debugging can be performed on small and fast to simulate parameter sets. Additionally, we were not able to build a fully pipelined 1040x1040 multiplier that fits onto the target device. While the amount of DSPs would theoretically be sufficient to construct such a multiplier, we ran out of ALUs for internal adders in our experiments. In general the large parameter sizes in Set II were also challenging, as the design of pipelined arithmetic was time consuming due to long synthesis cycles.

Possible future work is further design space exploration and implementation of even larger parameter sets. Moreover, it might make sense to investigate the applicability of the Chinese remainder theorem (CRT) in combination with the cached-NTT. Another interesting future direction for better FPGA utilization and removal of bottlenecks caused by external memory might be the design of a custom PCB with one or more suitable FPGAs connected to a maximum amount of external memory units. A huge performance boost for SHE/FHE schemes would also be possible if the costly rounding and non-modulo q multiplication could be removed or if all operations could be carried out directly in the frequency/NTT domain.

# References

- Aysu, A., Patterson, C., Schaumont, P.: Low-cost and area-efficient FPGA implementations of lattice-based cryptography. In: 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, Austin, TX, USA, June 2-3, 2013. pp. 81–86. IEEE Computer Society (2013), http://dx.doi.org/10. 1109/HST.2013.6581570 4, 12
- 2. Baas, B.M.: An Approach to Low-Power, High Performance, Fast Fourier Transform Processor Design. Ph.D. thesis, Stanford University, Stanford, CA, USA (1999) 2, 4, 6, 8
- Baas, B.M.: A generalized cached-FFT algorithm. In: 2005 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP '05, Philadelphia, Pennsylvania, USA, March 18-23, 2005. pp. 89–92. IEEE (2005), http://dx.doi.org/10.1109/ICASSP.2005.1416247 2, 4, 5, 6, 8
- 4. Baktir, S., Sunar, B.: Achieving efficient polynomial multiplication in fermat fields using the fast fourier transform. In: Menezes, R. (ed.) Proceedings of the 44st Annual Southeast Regional Conference, 2006, Melbourne, Florida, USA, March 10-12, 2006. pp. 549–554. ACM (2006), http://doi.acm.org/10.1145/1185448.1185568 4
- Barrett, P.: Implementing the Rivest, Shamir and Adleman public key encryption algorithm on a standard digital signal processor. In: Odlyzko, A.M. (ed.) Advances in Cryptology - CRYPTO '86, Santa Barbara, California, USA, 1986, Proceedings. Lecture Notes in Computer Science, vol. 263, pp. 311–323. Springer (1986), http://dx.doi.org/10.1007/3-540-47721-7\_24 13
- Borghoff, J., Canteaut, A., Güneysu, T., Kavun, E.B., Knezevic, M., Knudsen, L.R., Leander, G., Nikov, V., Paar, C., Rechberger, C., Rombouts, P., Thomsen, S.S., Yalçin, T.: PRINCE - A low-latency block cipher for pervasive computing applications - extended abstract. In: Wang, X., Sako, K. (eds.) Advances in Cryptology - ASIACRYPT 2012 - 18th International Conference on the Theory and Application of Cryptology and Information Security, Beijing, China, December 2-6, 2012. Proceedings. Lecture Notes in Computer Science, vol. 7658, pp. 208–225. Springer (2012), http://dx.doi.org/10.1007/978-3-642-34961-4\_14 17
- Bos, J.W., Costello, C., Naehrig, M., Stebila, D.: Post-quantum key exchange for the TLS protocol from the ring learning with errors problem. IACR Cryptology ePrint Archive 2014, 599 (2014), http://eprint.iacr. org/2014/599 18
- Bos, J.W., Lauter, K.E., Loftus, J., Naehrig, M.: Improved security for a ring-based fully homomorphic encryption scheme. In: Stam, M. (ed.) Cryptography and Coding - 14th IMA International Conference, IMACC 2013, Oxford, UK, December 17-19, 2013. Proceedings. Lecture Notes in Computer Science, vol. 8308, pp. 45–64. Springer (2013), http://dx.doi.org/10.1007/978-3-642-45239-0\_4 1, 2, 3
- Bos, J.W., Lauter, K.E., Naehrig, M.: Private predictive analysis on encrypted medical data. Journal of Biomedical Informatics 50, 234–243 (2014), http://dx.doi.org/10.1016/j.jbi.2014.04.003 1
- Brakerski, Z.: Fully homomorphic encryption without modulus switching from classical GapSVP. In: Safavi-Naini, R., Canetti, R. (eds.) Advances in Cryptology - CRYPTO 2012 - 32nd Annual Cryptology Conference, Santa Barbara, CA, USA, August 19-23, 2012. Proceedings. Lecture Notes in Computer Science, vol. 7417, pp. 868–886. Springer (2012), http://dx.doi.org/10.1007/978-3-642-32009-5\_50 1
- Brakerski, Z., Gentry, C., Vaikuntanathan, V.: Fully homomorphic encryption without bootstrapping. IACR Cryptology ePrint Archive 2011, 277 (2011), http://eprint.iacr.org/2011/277 17
- Brakerski, Z., Gentry, C., Vaikuntanathan, V.: (Leveled) fully homomorphic encryption without bootstrapping. In: Goldwasser, S. (ed.) Innovations in Theoretical Computer Science 2012, Cambridge, MA, USA, January 8-10, 2012. pp. 309–325. ACM (2012), http://doi.acm.org/10.1145/2090236.2090262 1, 3, 17
- Cao, X., Moore, C., O'Neill, M., Hanley, N., O'Sullivan, E.: High-speed fully homomorphic encryption over the integers. In: Böhme, R., Brenner, M., Moore, T., Smith, M. (eds.) Financial Cryptography and Data Security - FC 2014 Workshops, BITCOIN and WAHC 2014, Christ Church, Barbados, March 7, 2014, Revised Selected Papers. Lecture Notes in Computer Science, vol. 8438, pp. 169–180. Springer (2014), http://dx.doi.org/ 10.1007/978-3-662-44774-1\_14, extended version: [14] 2, 16, 19
- Cao, X., Moore, C., O'Neill, M., O'Sullivan, E., Hanley, N.: Accelerating fully homomorphic encryption over the integers with super-size hardware multiplier and modular reduction. IACR Cryptology ePrint Archive 2013, 616 (2013), http://eprint.iacr.org/2013/616, conference version of [13] 19
- 15. Chen, D.D., Mentens, N., Vercauteren, F., Roy, S.S., Cheung, R.C.C., Pao, D., Verbauwhede, I.: High-speed polynomial multiplication architecture for Ring-LWE and SHE cryptosystems. IACR Cryptology ePrint Archive 2014, 646 (2014), http://eprint.iacr.org/2014/646 2, 4

- Cheon, J.H., Kim, M., Kim, M.: Search-and-compute on encrypted data. Cryptology ePrint Archive, Report 2014/812 (2014), http://eprint.iacr.org/2014/812 1
- Cheon, J.H., Kim, M., Lauter, K.: Homomorphic computation of edit distance. Cryptology ePrint Archive, Report 2015/132 (2015), http://eprint.iacr.org/2015/132 1
- 18. Chu, E., George, A.: Inside the FFT Black Box Serial and Parallel Fast Fourier Transform Algorithms. CRC Press, Boca Raton, FL, USA (2000) 4, 6
- Cooley, J.W., Tukey, J.W.: An algorithm for the machine calculation of complex Fourier series. Mathematics of Computation 19, 297–301 (1965) 4, 6
- Coron, J., Mandal, A., Naccache, D., Tibouchi, M.: Fully homomorphic encryption over the integers with shorter public keys. In: Rogaway, P. (ed.) Advances in Cryptology - CRYPTO 2011 - 31st Annual Cryptology Conference, Santa Barbara, CA, USA, August 14-18, 2011. Proceedings. Lecture Notes in Computer Science, vol. 6841, pp. 487–504. Springer (2011), http://dx.doi.org/10.1007/978-3-642-22792-9\_28 1, 16
- Cousins, D., Rohloff, K., Peikert, C., Schantz, R.E.: An update on SIPHER (scalable implementation of primitives for homomorphic encryption) - FPGA implementation using simulink. In: IEEE Conference on High Performance Extreme Computing, HPEC 2012, Waltham, MA, USA, September 10-12, 2012. pp. 1–5. IEEE (2012), http://dx.doi.org/10.1109/HPEC.2012.6408672 16
- 22. Crandall, R., Pomerance, C.: Prime Numbers: A Computational Perspective. Springer-Verlag, Berlin, Germany / Heidelberg, Germany / London, UK / etc. (2001) 4
- Dai, W., Doröz, Y., Sunar, B.: Accelerating NTRU based homomorphic encryption using GPUs. IACR Cryptology ePrint Archive 2014, 389 (2014), http://eprint.iacr.org/2014/389, to appear in IEEE Transaction on Computers 2, 8, 17
- van Dijk, M., Gentry, C., Halevi, S., Vaikuntanathan, V.: Fully homomorphic encryption over the integers. In: Gilbert, H. (ed.) Advances in Cryptology - EUROCRYPT 2010, 29th Annual International Conference on the Theory and Applications of Cryptographic Techniques, French Riviera, May 30 - June 3, 2010. Proceedings. Lecture Notes in Computer Science, vol. 6110, pp. 24–43. Springer (2010), http://dx.doi.org/10.1007/ 978-3-642-13190-5\_2 1
- Doröz, Y., Hu, Y., Sunar, B.: Homomorphic AES evaluation using NTRU. IACR Cryptology ePrint Archive 2014, 39 (2014), http://eprint.iacr.org/2014/039 17
- Doröz, Y., Öztürk, E., Sunar, B.: Evaluating the hardware performance of a million-bit multiplier. In: 2013 Euromicro Conference on Digital System Design, DSD 2013, Los Alamitos, CA, USA, September 4-6, 2013. pp. 955–962. IEEE Computer Society (2013), http://dx.doi.org/10.1109/DSD.2013.108 2, 16, 17
- Emmart, N., Weems, C.C.: High precision integer multiplication with a GPU using Strassen's algorithm with multiple FFT sizes. Parallel Processing Letters 21(3), 359–375 (2011), http://dx.doi.org/10.1142/ S0129626411000266 16
- 28. Fan, J., Vercauteren, F.: Somewhat practical fully homomorphic encryption. IACR Cryptology ePrint Archive 2012, 144 (2012), http://eprint.iacr.org/2012/144 3
- Gentleman, W.M., Sande, G.: Fast fourier transforms: for fun and profit. In: American Federation of Information Processing Societies: Proceedings of the AFIPS '66 Fall Joint Computer Conference, November 7-10, 1966, San Francisco, California, USA. AFIPS Conference Proceedings, vol. 29, pp. 563–578. AFIPS / ACM / Spartan Books, Washington D.C. (1966), http://doi.acm.org/10.1145/1464291.1464352 4
- Gentry, C.: Fully homomorphic encryption using ideal lattices. In: Mitzenmacher, M. (ed.) Proceedings of the 41st Annual ACM Symposium on Theory of Computing, STOC 2009, Bethesda, MD, USA, May 31 -June 2, 2009. pp. 169–178. ACM (2009), http://doi.acm.org/10.1145/1536414.1536440 1
- Gentry, C., Halevi, S.: Implementing Gentry's fully-homomorphic encryption scheme. In: Paterson, K.G. (ed.) Advances in Cryptology EUROCRYPT 2011 30th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Tallinn, Estonia, May 15-19, 2011. Proceedings. Lecture Notes in Computer Science, vol. 6632, pp. 129–148. Springer (2011), http://dx.doi.org/10.1007/978-3-642-20465-4\_9 1, 16, 17
- Gentry, C., Halevi, S., Smart, N.P.: Homomorphic evaluation of the AES circuit. In: Safavi-Naini, R., Canetti, R. (eds.) Advances in Cryptology - CRYPTO 2012 - 32nd Annual Cryptology Conference, Santa Barbara, CA, USA, August 19-23, 2012. Proceedings. Lecture Notes in Computer Science, vol. 7417, pp. 850–867. Springer (2012), http://dx.doi.org/10.1007/978-3-642-32009-5\_49 1
- Gentry, C., Sahai, A., Waters, B.: Homomorphic encryption from learning with errors: Conceptually-simpler, asymptotically-faster, attribute-based. In: Canetti, R., Garay, J.A. (eds.) Advances in Cryptology - CRYPTO 2013 - 33rd Annual Cryptology Conference, Santa Barbara, CA, USA, August 18-22, 2013. Proceedings, Part I. Lecture Notes in Computer Science, vol. 8042, pp. 75–92. Springer (2013), http://dx.doi.org/10.1007/ 978-3-642-40041-4\_5 1
- 34. Halevi, S., Shoup, V.: Algorithms in HElib. In: Garay, J.A., Gennaro, R. (eds.) Advances in Cryptology - CRYPTO 2014 - 34th Annual Cryptology Conference, Santa Barbara, CA, USA, August 17-21, 2014, Proceedings, Part I. Lecture Notes in Computer Science, vol. 8616, pp. 554–571. Springer (2014), http: //dx.doi.org/10.1007/978-3-662-44371-2\_31, source code and documentation: https://shaih.github. io/HElib/ 17

- Hoffstein, J., Pipher, J., Silverman, J.H.: NTRU: A ring-based public key cryptosystem. In: Buhler, J. (ed.) Algorithmic Number Theory, Third International Symposium, ANTS-III, Portland, Oregon, USA, June 21-25, 1998, Proceedings. Lecture Notes in Computer Science, vol. 1423, pp. 267–288. Springer (1998), http: //dx.doi.org/10.1007/BFb0054868 2
- 36. Lauter, K.E., Naehrig, M., Vaikuntanathan, V.: Can homomorphic encryption be practical? In: Cachin, C., Ristenpart, T. (eds.) Proceedings of the 3rd ACM Cloud Computing Security Workshop, CCSW 2011, Chicago, IL, USA, October 21, 2011. pp. 113–124. ACM (2011), http://doi.acm.org/10.1145/2046660. 2046682 1
- 37. Lepoint, T., Naehrig, M.: A comparison of the homomorphic encryption schemes FV and YASHE. In: Pointcheval, D., Vergnaud, D. (eds.) Progress in Cryptology AFRICACRYPT 2014 7th International Conference on Cryptology in Africa, Marrakesh, Morocco, May 28-30, 2014. Proceedings. Lecture Notes in Computer Science, vol. 8469, pp. 318–335. Springer (2014), http://dx.doi.org/10.1007/978-3-319-06734-6\_20 1, 2, 3, 17, 18
- López-Alt, A., Tromer, E., Vaikuntanathan, V.: On-the-fly multiparty computation on the cloud via multikey fully homomorphic encryption. In: Karloff, H.J., Pitassi, T. (eds.) Proceedings of the 44th Symposium on Theory of Computing Conference, STOC 2012, New York, NY, USA, May 19 - 22, 2012. pp. 1219–1234. ACM (2012), http://doi.acm.org/10.1145/2213977.2214086 1, 2, 17
- Lyubashevsky, V., Peikert, C., Regev, O.: On ideal lattices and learning with errors over rings. In: Gilbert, H. (ed.) Advances in Cryptology - EUROCRYPT 2010, 29th Annual International Conference on the Theory and Applications of Cryptographic Techniques, French Riviera, May 30 - June 3, 2010. Proceedings. Lecture Notes in Computer Science, vol. 6110, pp. 1–23. Springer (2010), http://dx.doi.org/10.1007/ 978-3-642-13190-5\_1 2
- 40. Montgomery, P.L.: Modular multiplication without trial division. Mathematics of Computation (1985) 13
- Nussbaumer, H.J.: Fast Fourier Transform and Convolution Algorithms, Springer Series in Information Sciences, vol. 2. Springer, Berlin, DE (1982) 4, 18
- Pease, M.C.: An adaptation of the fast Fourier transform for parallel processing. J. ACM 15(2), 252-264 (1968), http://doi.acm.org/10.1145/321450.321457
- Pöppelmann, T., Güneysu, T.: Towards efficient arithmetic for lattice-based cryptography on reconfigurable hardware. In: Hevia, A., Neven, G. (eds.) Progress in Cryptology - LATINCRYPT 2012 - 2nd International Conference on Cryptology and Information Security in Latin America, Santiago, Chile, October 7-10, 2012. Proceedings. Lecture Notes in Computer Science, vol. 7533, pp. 139–158. Springer (2012), http://dx.doi. org/10.1007/978-3-642-33481-8\_8 4, 12
- 44. Putnam, A., Caulfield, A.M., Chung, E.S., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G.P., Gray, J., Haselman, M., Hauck, S., Heil, S., Hormati, A., Kim, J., Lanka, S., Larus, J.R., Peterson, E., Pope, S., Smith, A., Thong, J., Xiao, P.Y., Burger, D.: A reconfigurable fabric for accelerating large-scale datacenter services. In: ACM/IEEE 41st International Symposium on Computer Architecture, ISCA 2014, Minneapolis, MN, USA, June 14-18, 2014. pp. 13–24. IEEE Computer Society (2014), http://dx.doi.org/10.1109/ISCA.2014.6853195 2, 7, 15, 17
- Roy, S.S., Järvinen, K., Vercauteren, F., Dimitrov, V.S., Verbauwhede, I.: Modular hardware architecture for somewhat homomorphic function evaluation. IACR Cryptology ePrint Archive 2015, 337 (2015), http: //eprint.iacr.org/2015/337, to appear in CHES'15 2, 17
- Roy, S.S., Vercauteren, F., Mentens, N., Chen, D.D., Verbauwhede, I.: Compact ring-LWE cryptoprocessor. In: Batina, L., Robshaw, M. (eds.) Cryptographic Hardware and Embedded Systems - CHES 2014 - 16th International Workshop, Busan, South Korea, September 23-26, 2014. Proceedings. Lecture Notes in Computer Science, vol. 8731, pp. 371–391. Springer (2014), http://dx.doi.org/10.1007/978-3-662-44709-3\_21 4, 6, 8, 12, 15
- Solinas, J.A.: Generalized Mersenne numbers. Tech. Rep. MCORR 99-39, Faculty of Mathematics, University of Waterloo (1999) 4, 13
- Stehlé, D., Steinfeld, R.: Making NTRU as secure as worst-case problems over ideal lattices. In: Paterson, K.G. (ed.) Advances in Cryptology - EUROCRYPT 2011 - 30th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Tallinn, Estonia, May 15-19, 2011. Proceedings. Lecture Notes in Computer Science, vol. 6632, pp. 27–47. Springer (2011), http://dx.doi.org/10.1007/ 978-3-642-20465-4\_4 2
- 49. Van Oorschot, P., Menezes, A., Vanstone, S.: Handbook of applied cryptography. CRC press (1996) 13
- Wang, W., Hu, Y., Chen, L., Huang, X., Sunar, B.: Exploring the feasibility of fully homomorphic encryption. Computers, IEEE Transactions on 64(3), 698–706 (March 2015) 2, 17
- Wang, W., Chen, Z., Huang, X.: Accelerating leveled fully homomorphic encryption using GPU. In: IEEE International Symposium on Circuits and Systemss, ISCAS 2014, Melbourne, Victoria, Australia, June 1-5, 2014. pp. 2800-2803. IEEE (2014), http://dx.doi.org/10.1109/ISCAS.2014.6865755 2, 17
- Wang, W., Hu, Y., Chen, L., Huang, X., Sunar, B.: Accelerating fully homomorphic encryption using GPU. In: IEEE Conference on High Performance Extreme Computing, HPEC 2012, Waltham, MA, USA, September 10-12, 2012. pp. 1–5. IEEE (2012), http://dx.doi.org/10.1109/HPEC.2012.6408660 17

- Wang, W., Huang, X.: FPGA implementation of a large-number multiplier for fully homomorphic encryption. In: 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, May 19-23, 2013. pp. 2589–2592. IEEE (2013), http://dx.doi.org/10.1109/ISCAS.2013.6572408 16
- Wang, W., Huang, X., Emmart, N., Weems, C.C.: VLSI design of a large-number multiplier for fully homomorphic encryption. IEEE Trans. VLSI Syst. 22(9), 1879–1887 (2014), http://dx.doi.org/10.1109/TVLSI. 2013.2281786 2, 16
- 55. Winkler, F.: Polynomial Algorithms in Computer Algebra (Texts and Monographs in Symbolic Computation). Springer, 1 edn. (8 1996), http://amazon.com/o/ASIN/3211827595/ 4