Improved Side-Channel Analysis Attacks on Xilinx Bitstream Encryption of 5, 6, and 7 Series

Amir Moradi and Tobias Schneider

Horst Görtz Institute for IT Security, Ruhr-Universität Bochum, Germany {amir.moradi, tobias.schneider-a7a}@rub.de

Abstract. Since 2012, it is publicly known that the bitstream encryption feature of modern Xilinx FPGAs can be broken by side-channel analysis. Presented at CT-RSA 2012, using graphics processing units (GPUs) the authors demonstrated power analysis attacks mounted on side-channel evaluation boards optimized for power measurements. In this work, we extend such attacks by moving to the EM side channel to examine their practical relevance in real-world scenarios. Furthermore, by following a certain measurement procedure we reduce the search space of each part of the attack from 2^{32} to 2^8 , which allows mounting the attacks on ordinary workstations. Several Xilinx FPGAs from different families – including the 7 series devices – are susceptible to the attacks presented here.

1 Introduction

Side-Channel Analysis (SCA) attacks have become a serious threat to cryptographic implementations. This indeed has been highlighted by publicly reporting several successful attacks on commercial devices, e.g., [1, 5, 9, 14, 15, 20]. One of the well-known examples are the attacks on the bitstream encryption feature of FPGA devices which also garnered the attention of (industry and academic) FPGA communities.

The first SCA attack on the bitstream encryption of (out-dated and discontinued) Xilinx Virtex-II pro family has been presented in [11], where a full 168-bit key of the underlying triple-DES algorithm could be recovered by a single power-up of the FPGA (\approx 70,000 traces) by searching in a space of 2⁶ for each 6-bit part of the key. The second work [12] showed that a similar attack on more recent Xilinx FPGA families (Virtex-4 and Virtex-5) is feasible. However, due to the underlying AES-256 algorithm and the implementation architecture, the presented attack could only recover the key by searching in a space of 2³² for each 32-bit part of the key. To deal with such a complexity, the authors made use of four graphics processing units (GPUs with a total of 4 × 448 thread processors) and mounted the attack on a single point of the 60,000 power traces collected from a single power-up of the FPGA. The full 256-bit key could be recovered in 4.5 hours by such a setup while the attack on the second round (to recover the second 128-bit key) was not as efficient as that on the first round. In all the aforementioned attacks, power traces of various SASEBO or SAKURA

2 Amir Moradi and Tobias Schneider

boards have been collected. Since such boards are explicitly designed for power analysis evaluation purposes, remounting the same attacks on real-work applications might be challenging, where PCB should be slightly modified to provide a suitable measurement point.

As a side note, similar attacks on Altera FPGAs (Stratix-II and Stratix-II families) have been later reported in [13,17]. Compared to that on Xilinx FPGAs, the attacks required a reverse-engineering step (of the software development tools) and a sophisticated measurement procedure to deal with the underlying AES algorithm in counter mode.

Our Contribution. In this work we present an improved attack on bitstream encryption of modern Xilinx FPGAs. Our achievements can be summarized as follows:

- By further investigation of the design architecture of the AES decryption module, we present a more suitable power model for the attacks, particularly on the second cipher round.
- By means of a dedicated measurement setup, we reduce the search space from 2^{32} for each part of the attack to 2^8 . Therefore, the attacks can be performed using ordinary desktop computers.
- We present the result of the attacks on Virtex-5, Spartan-6, Kintex-7, and Artix-7 FPGAs as the samples of 5, 6, and 7 series.
- In contrast to all reported attacks on Xilinx bitstream encryption, we present the results via electro magnetic (EM) side channel.

In short, we avoid the need of using GPUs, and demonstrate strong and efficient attacks on bitstream encryption of 7 series FPGAs of Xilinx which are currently in production.

2 Preliminaries

2.1 Xilinx Bitstream Encryption

Bitstream encryption, in general, has been introduced to prevent cloning and counterfeiting the user designs. In order to protect proprietary algorithms, secret materials, and obfuscated designs from reverse engineering, it is essential for the user to employ bitstream encryption. Xilinx products are mainly SRAMbased FPGAs, which implies reconfiguration (loading bitstream into the FPGA) every time the FPGA powers up. Since the bitstream has to be stored outside the FPGA (in a non-volatile memory), bitstream encryption is a must-to-have feature for the FPGA vendors, whose products are based on volatile memory (e.g., Xilinx).

The current available FPGA series of Xilinx make use of AES-256 in cipher block chaining (CBC) mode to encrypt the bitstream. Suppose that the bitstream is divided into n 128-bit blocks $p^{i \in \{1,...,n\}}$. The encrypted bitstream, which is formed by n 128-bit blocks c^i , is generated by

$$c^{i} = \operatorname{AES}_{k}^{\operatorname{ENC}}(p^{i} \oplus c^{i-1}),$$

assuming $c^0 = IV$. The secret key k and the initialization vector IV can be arbitrary selected by the user. The Xilinx development tools generate a humanreadable ASCI file (with .nky extension) of the selected key and IV, which is given to the programming device to store the key inside the FPGA. As a side note, although IV is written into the .nky file, the programming device stores only the key into the FPGA via the JTAG port. Older versions of the Xilinx FPGAs make use of only volatile memory for the key storage which requires an external battery during power shortage. The newer families are, in addition, equipped with one-time programmable fuses.

Although there are not many public documents about the details of the structure of the bitstream file, with moderate efforts (similar to that of [11, 12]) the essential information can be revealed (e.g., bit and byte endianness and the size of the header before the encrypted part starts). Such an investigation recovered that IV (in plain) is available in the bitstream before the encrypted part starts. Further, this IV must not be necessary the same as the one which has been formerly written into the .nky file.

2.2 Configuration and Measurement

The encrypted bitstream can be sent to the FPGA via several different protocols (serial, parallel, master, slave, and JTAG). Since the JTAG port is dedicated to configuration (and it has to be used for key programming), such a port is usually available in most of the real-world applications (e.g., set up boxes). In [12], a customized micro-controller (MCU) has been used to configure the FPGA (via JTAG) and provide a trigger signal for the oscilloscope. In [11] and [12], by monitoring the voltage drop of a resistor in VDD_{int} path, power consumption traces of the FPGA have been collected. The decryption module inside the FPGA receives 128-bit ciphertext blocks $c^{i \in \{1,...,n\}}$ in a consecutive fashion, and derives the plaintexts p^i as

$$p^i = \operatorname{AES}_k^{\operatorname{DEC}}(c^i) \oplus c^{i-1},$$

with $c^0 = IV$.

It has been reported in [12] that – in addition to the decryption engine – other modules of the FPGA are active whose energy consumption (as noise) are visible through the measured power traces. Hence, filtering the traces to reduce the noise was essential. As shown in Figure 1, the decryption of c^i takes place when the next block c^{i+1} is fed into the FPGA. Further, the decryption clock is somehow synchronized with the JTAG clock.

2.3 Attack

Since AES-256 consists of 14 rounds, which fits to the 14 visible peaks in the power trace, it has been assumed that the decryption module in the FPGA realizes a round-based architecture of the AES-256, which performs one cipher round at each single clock cycle [12]. Figure 2 shows the hypothetical design architecture that has been considered in [12].

4



Fig. 1. A sample power trace of Spartan-6 (with 20MHz low-pass filter) during loading an encrypted bitstream



Fig. 2. Hypothetical design architecture of the AES-256 decryption module of modern Xilinx FPGAs (taken from [12])

Assuming such an architecture, the state register R stores $R_1 = c \oplus k_{14}$ and $R_2 = \mathrm{MC}^{-1} \left(\mathrm{SR}^{-1} \left(\mathrm{SB}^{-1} \left(c \oplus k_{14} \right) \right) \oplus k_{13} \right)$ at the first and second cipher rounds respectively¹. In general, at round 1 < i < 15 the content of the state register is $R_i = \mathrm{MC}^{-1} \left(\mathrm{SR}^{-1} \left(\mathrm{SB}^{-1} \left(R_{i-1} \right) \right) \oplus k_{15-i} \right)$. Indeed, the above shown hypothetical architecture has been verified by examining the correlation between the measured power traces and the Hamming distance (HD) of the state register in a known-key settings. As shown in Figure 3, the power traces show a clear dependency on HD(R_1, R_2). However, such a dependency is strongly mitigated (but still available) in the next cipher round, i.e., on HD(R_2, R_3).

Let us denote $R_1 \oplus R_2$ by Δ_{R_1,R_2} and its byte at position $i \in \{0,\ldots,15\}$ with $\Delta_{R_1,R_2}^{(i)}$. Following the AES notations, we represent the first column of the state R by $R^{(0,1,2,3)}$. Hence, due to the linear property of the MixColumns and its inverse we can write

$$\Delta_{R_{1},R_{2}}^{(0,1,2,3)} = R_{1}^{(0,1,2,3)} \oplus R_{2}^{(0,1,2,3)}$$
(1)
$$= c^{(0,1,2,3)} \oplus k_{14}^{(0,1,2,3)} \oplus \mathrm{M1C}^{-1} \left(\left\langle S^{-1} \left(c^{(0)} \oplus k_{14}^{(0)} \right), S^{-1} \left(c^{(13)} \oplus k_{14}^{(13)} \right) \right. \\S^{-1} \left(c^{(10)} \oplus k_{14}^{(10)} \right), S^{-1} \left(c^{(7)} \oplus k_{14}^{(7)} \right) \right\rangle \right) \oplus \mathrm{M1C}^{-1} \left(k_{13}^{(0,1,2,3)} \right),$$

¹ MC: MixColumns, SR: ShiftRows, SB: SubBytes



Fig. 3. Spartan-6, correlation between power traces and $HD(R_1, R_2)$ and $HD(R_2, R_3)$

where S^{-1} stands for the Sbox inverse, and M1C⁻¹ for the inverse of the Mix-Columns operation on a single column.

Since both $k_{14}^{(0,1,2,3)}$ and M1C⁻¹ $\left(k_{13}^{(0,1,2,3)}\right)$ are fixed and independent of the ciphertext c, correlation power analysis (CPA) [2] (respectively classical DPA [7]) attacks, that target bits of $\Delta_{R_1,R_2}^{(0,1,2,3)}$, can be performed by guessing four key bytes $\langle k_{14}^{(0)}, k_{14}^{(13)}, k_{14}^{(10)}, k_{14}^{(7)} \rangle$. Such a 2³²-bit attack (on a single point of the power traces) has been performed in [12] using GPUs. The same attack with the same principle can be performed on the other columns of the Δ_{R_1,R_2} to recover full 128-bit round key k_{14} .

Having k_{14} , we can follow the same procedure for the second cipher round. Let us denote $\mathrm{MC}^{-1}(\mathrm{SR}^{-1}(\mathrm{SB}^{-1}(c \oplus k_{14})))$ by c' and $\mathrm{MC}^{-1}(k_{13})$ by k'_{13} . As an example, for the first column of Δ_{R_2,R_3} we can write

$$\Delta_{R_{2},R_{3}}^{(0,1,2,3)} = R_{2}^{(0,1,2,3)} \oplus R_{3}^{(0,1,2,3)}$$

$$= c'^{(0,1,2,3)} \oplus k'_{13}^{(0,1,2,3)} \oplus \mathrm{M1C}^{-1} \left(\left\langle S^{-1} \left(c'^{(0)} \oplus k'_{13}^{(0)} \right), S^{-1} \left(c'^{(13)} \oplus k'_{13}^{(13)} \right) \right.$$

$$S^{-1} \left(c'^{(10)} \oplus k'_{13}^{(10)} \right), S^{-1} \left(c'^{(7)} \oplus k'_{13}^{(7)} \right) \right\rangle \right) \oplus \mathrm{M1C}^{-1} \left(k_{12}^{(0,1,2,3)} \right).$$

$$(2)$$

The same attacks (as shown in [12]) can target the bits of $\Delta_{R_2,R_3}^{(0,1,2,3)}$ and search in a space of 2^{32} to recover $\langle k_{13}^{\prime(0)}, k_{13}^{\prime(13)}, k_{13}^{\prime(10)}, k_{13}^{\prime(7)} \rangle$. The same procedure is repeated for other columns of Δ_{R_2,R_3} , and after revealing k_{14} and k_{13}^{\prime} the 256bit main key can be derived.

3 Our Analysis

3.1 Packaging

In contrast to all the reported SCA attacks mounted on bitstream encryption of Xilinx devices, we concentrate on EM analysis. Figure 4 shows two different

Amir Moradi and Tobias Schneider

6



Fig. 4. Different packaging technologies: (a) wire-bond, (b) flip-chip, (c) flip-chip with lid-heat spreader

packaging technologies flip-chip and wire-bond. In case of wire-bond, the metal layers (of the FPGA chip) are at the top side, and the bonding wires are covered by molding components (usually plastic, see Figure 4(a)). Since the main EM radiations are due to the current flowing through VDD path(s), the EM probes can be placed at the top of the chip, if the top metal layers include the VDD_{int} (see Figure 5(b)). For the flip-chip technology, sometimes the top of the chip is covered by a lid-heat spreader (Figure 4(c)), which must be removed for EM analysis. Compared to the wire-bond case, the silicon side of the chip (usually a thick layer) is accessible, which prevents reaching the layers carrying VDD. Hence, the EM signals are usually weak unless the thick silicon is thinned by means of sophisticated polishing devices, that also allows using localized EM microprobes [6].

3.2 Measurements

For the EM measurements we used a digital oscilloscope at a sampling rate of $5 \,\mathrm{GS/s}$ and bandwidth of 1.5 GHz. We have employed only near-field probes of LANGER EMV-Technik. Further, depending on the amplitude of the signal, we made use of one or two high-bandwidth AC amplifiers ZFL-1000LN+ from Mini-Circuits.

Depending on the packaging, type of the FPGA, and the visibility of the signal, we used either RF-U5-2 or RF-R50-1 EM probes. In case of Virtex-5 and Kintex-7 (both with flip-chip) as well as Artix-7 (wire-bond) we achieved the best results with a RF-R50-1 probe, and for Spartan-6 (wire-bond) with a RF-U5-2 probe (see Figure 5). Except removing the lid-heat spreader of the Virtex-5 FPGA, we did not modify the packaging of the FPGAs.

For the sake of simplicity, we concentrate on the Spartan-6 case, and discuss the other FPGAs at the end of this section. We also developed a MCU-based device to configure the FPGAs through the JTAG port. Figure 6 shows a single EM trace of the Spartan-6 FPGA (synchronized with that of Figure 1). As a proof of concept, and to verify the hypothetical design architecture, in a known-key scenario we measured 100,000 traces and estimated the correlation considering $HD(R_i, R_{i+1}), 0 < i < 14$. The results, which are shown in Figure 6, indicate



Fig. 5. EM probes and different FPGAs, (a) XC5VLX50-1FFG324, (b) XC6SLX75-2CSG484C, (c) XC7K160T-1FBGC, (d) XC7A35T-1CPG236C

that the high correlation only exist at the first cipher round, which makes the attacks challenging at the second round.

We have tried many different hypotheses for the design architecture, and finally the highest correlation has been observed considering the same architecture as shown in Figure 2 but with $HD(R_1, R_{i+1})$, 0 < i < 14 model. Although no design architecture can justify why the SCA leakage depends on the state register at round i + 1 and that of the first round, such a model leads to considerably high correlations² as shown in Figure 6.

The previous attacks have been based on measuring one or multiple powerups of the FPGA [12]. This means that the ciphertexts have been previously defined (stored in a non-volatile external memory). Instead, we aim at selecting the ciphertexts by our choice. Sending chosen cipherexts to the FPGA, however, has a negative consequence on the interconnections of the FPGA. The switch boxes and look-up tables are wrongly configured which leads to short circuits (high power consumption and high temperature) and may destruct certain modules. Therefore, in order to avoid such consequences, after sending one (or a couple of) chosen ciphertext(s), the configuration process should be restarted. This can be easily done by sending certain commands through the JTAG port, which are available in Xilinx public documents, e.g., [18]. Following such instructions, we adjusted our MCU-based programmer to perform a configuration reset after each single measurement. In more details, after starting the configuration process the MCU device sends the header (the unencrypted part of the bitstream), the chosen ciphertext, and a dummy 128-bit ciphertext block. When the dummy ciphertext is sent, the corresponding EM/power trace is measured, since – as stated in Section 2 and shown in Figure 1 – the decryption of the first ciphertext takes place when the second ciphertext block is sent.

3.3 Attacks

As explained in Section 2, the previous attack needs to search in a space of at least 2^{32} . Recalling Equation (1), if ciphertext bytes $c^{(13)}$, $c^{(10)}$, and $c^{(7)}$ are

 $^{^{2}}$ As a side note, we found this leakage model by coincidence, and it is valid for all considered FPGAs and for both power and EM leakages.

8



Fig. 6. Spartan-6, EM analysis, (top) a sample trace, (middle) correlation between **EM** traces and $HD(R_i, R_{i+1})$ and (bottom) $HD(R_1, R_{i+1})$, 0 < i < 14

constant we can write

$$\begin{split} \Delta_{R_{1},R_{2}}^{(0,1,2,3)} = & c^{(0,1,2,3)} \oplus k_{14}^{(0,1,2,3)} \oplus \mathrm{M1C}^{-1} \left(\left\langle S^{-1} \left(c^{(0)} \oplus k_{14}^{(0)} \right), S^{-1} \left(c^{(13)} \oplus k_{14}^{(13)} \right) \right. \\ & S^{-1} \left(c^{(10)} \oplus k_{14}^{(10)} \right), S^{-1} \left(c^{(7)} \oplus k_{14}^{(7)} \right) \right\rangle \right) \oplus \mathrm{M1C}^{-1} \left(k_{13}^{(0,1,2,3)} \right) \\ = & \left\langle \{ 0e \} \bullet S^{-1} \left(c^{(0)} \oplus k_{14}^{(0)} \right) \oplus c^{(0)} \oplus \delta^{(0)}, \\ & \left\{ 09 \} \bullet S^{-1} \left(c^{(0)} \oplus k_{14}^{(0)} \right) \oplus c^{(1)} \oplus \delta^{(1)}, \\ & \left\{ 0d \} \bullet S^{-1} \left(c^{(0)} \oplus k_{14}^{(0)} \right) \oplus c^{(2)} \oplus \delta^{(2)}, \\ & \left\{ 0b \} \bullet S^{-1} \left(c^{(0)} \oplus k_{14}^{(0)} \right) \oplus c^{(3)} \oplus \delta^{(3)} \right\rangle \\ = & \Delta_{R_{1},R_{2}}^{\prime(0,1,2,3)} \oplus \delta^{(0,1,2,3)}, \end{split}$$
(3)

where constants $\{0e\}, \ldots, \{0b\}$ are with respect to the MixColumns Inverse operation, and • the multiplication in GF(2⁸). Further, $\delta^{(0)}, \ldots, \delta^{(3)}$ represent constants that depend on key k and ciphertext bytes 13, 10, and 7. If – in contrast to [12] – we select the ciphertexts which are given to the decryption module, and keep certain ciphertext bytes fixed (13, 10, and 7), we can perform CPA/DPA attacks by searching in a shorter spaces – as explained below – to find $k_{14}^{(0)}$.

Search in a space of 2¹⁶. For example, based on Equation (3) $\Delta_{R_1,R_2}^{(0)}$ can be predicted by guessing $k_{14}^{(0)}$ and $\delta^{(0)}$, i.e, 16 bits. Therefore, $\text{HD}(\Delta_{R_1,R_2}^{(0)})$ can be



Fig. 7. Spartan-6, EM analysis, CPA in 2^{16} , $HD(\Delta_{R_1,R_2}^{(0)})$ model, (a) using 100,000 traces, (b) over the number of traces

used and a CPA can be performed accordingly. In this case, the disadvantage is the way that the constant $\delta^{(0)}$ contributes into the HD model. Since $\Delta^{(0)}_{R_1,R_2}$ and $\delta^{(0)}$ are linearly proportional, the use of HD model faces the *ghost peak* issue [10]. The result of such a 2¹⁶ attack with 100,000 traces as well as over the number of traces are shown in Figure 7. Similarly, other bytes $\Delta^{(i \in \{1,2,3\})}_{R_1,R_2}$ can be predicted to find $k_{14}^{(0)}$ by searching in a 2¹⁶ space.

Search in a space of 2^8 . Similar to that of [12], the CPA/DPA attacks can be mounted targeting the bits of $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$ by guessing only 8-bit $k_{14}^{(0)}$ (see Equation (3)). Due to the 32-bit size of $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$, 32 different attacks with the same target $k_{14}^{(0)}$ can be performed. Since predicting one single-bit flip out of a 128bit register certainly leads to a low signal-to-noise ratio [10], it is favorable to combine the results of these 32 different attacks.

Heuristics. For a guessed key byte k, let us denote the result of the *i*-th CPA on sample point j by $\rho_{k,j}^{(i)}$. Following a similar approach to [3], we combine the results of multiple CPAs with different models by summing them up. As the constant is unknown we have to add the absolute values of the correlations as

$$\rho_{k,j} = \sum_{i=1}^{32} \left| \rho_{k,j}^{(i)} \right|$$

to combine the results of all 32 attacks. Figure 8 shows the corresponding results. It should be noted that – in contrast to their combination – none of the 32 singlebit CPA attacks could clearly distinguish the correct key byte $k_{14}^{(0)}$. Indeed, the complexity of the attack in this setting is 32×2^8 .

Joint probability. Let us suppose that the result of each CPA is a set of probabilities corresponding to the ranked key candidates. In other words, suppose that the *i*-th CPA on sample point j returns $p_{k,j}^{(i)}$ as the probability of the key byte k being the correct one. Since the 32 CPAs are independent of each other, we can combine the results as

$$p_{k,j} = \prod_{i=1}^{32} p_{k,j}^{(i)}.$$
(4)



Fig. 8. Spartan-6, EM analysis, bitwise CPAs in 2^8 , targeting bits of $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$, combined by absolute sum, (a) using 100,000 traces, (b) over the number of traces

At this step, the question raised is how to project the correlation values, i.e., the result of the CPA, to probabilities? Following the concept presented in [10] and also employed in [4], we can apply Fisher's z-transform and normalize the result as

$$r_{k,j}^{(i)} = \frac{1}{2\sqrt{N-3}} \ln \left(\frac{1+\rho_{k,j}^{(i)}}{1-\rho_{k,j}^{(i)}} \right),$$

where N is the number of traces used in the CPA. Now, $r_{k,j}^{(i)}$ is a sample that can be (approximately) interpreted according to the normal distribution $\mathcal{N}(0,1)$. Therefore, we can project it to probability by

$$p_{k,j}^{(i)} = 2 \int_{-\left|r_{k,j}^{(i)}\right|}^{0} \mathsf{PDF}_{\mathcal{N}(0,1)}(t) dt = 1 - 2\mathsf{CDF}_{\mathcal{N}(0,1)}\left(-\left|r_{k,j}^{(i)}\right|\right),$$

where $\mathsf{PDF}_{\mathcal{N}(0,1)}$ and $\mathsf{CDF}_{\mathcal{N}(0,1)}$ are respectively the probability density and cumulative distribution functions of the standard normal distribution.

We have followed this procedure and calculated the joint probabilities based on Equation (4). The corresponding results, shown in Figure 9, indicate that this scheme is also able to combine the results of all 32 CPAs and finally reveal the key. As a side note, the probabilities can also be combined following the Bayes' theorem. However, since the Bayes' theorem results in a set of probabilities with $\sum_{\forall k} p_{k,j}^{(i)} = 1$, for the sample points where none of the key candidates shows a high correlation, the probability of one key candidate (at that sample point) leads to a significantly higher value compared to that of the other candidates. This prevents us to find the most leaking sample points and distinguish the correct key. Hence, the corresponding results are omitted.

Linear regression. From another perspective, we can map this problem to that which has been solved by means of linear regression (also known as stochastic attacks) [16]. In other words, we suppose that by guessing $k_{14}^{(0)}$ the bits of $\Delta'_{R_1,R_2}^{(0,1,2,3)}$ contribute each with a certain weight to the leakage with respect to constants $\delta^{(0,1,2,3)}$. In more details, it is assumed that the leakage l at sample point j can



Fig. 9. Spartan-6, EM analysis, bitwise CPAs in 2^8 , targeting bits of $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$, combined by joint probability, (a) using 100,000 traces, (b) over the number of traces

be written as

$$l_j = \beta_{0,j} + \sum_{b=1}^{32} \beta_{b,j} g_b,$$

where g_b represents the *b*-th bit of $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$.

In order to find the coefficients $\beta_{b,j} \in \mathbb{R}$ – by following the procedure of [16] – for each guessed key, we form a matrix **M** as

$$\mathbf{M} = \begin{pmatrix} 1 & g_1^1 & g_2^1 & \dots & \dots & g_{32}^1 \\ 1 & g_1^2 & g_2^2 & \dots & \dots & g_{32}^2 \\ \ddots & \ddots & & & \dots & \ddots \\ \ddots & \ddots & & & & \ddots \\ 1 & g_1^N & g_2^N & \dots & \dots & g_{32}^N \end{pmatrix}$$

where g_b^i represents the *b*-th bit of the predicted $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$ (based on the guessed $k_{14}^{(0)}$) for the *i*-th measurement (trace). As shown in [8], by means of the least square estimation, the vector of coefficients $\vec{\beta}_j = (\beta_{0,j}, \ldots, \beta_{32,j})$ is estimated as

$$\vec{\beta}_j = \underbrace{\left(\mathbf{M}^T \mathbf{M}\right)}_{\mathbf{A}}^{-1} \underbrace{\mathbf{M}^T \vec{l}_j}_{\vec{\alpha}_j},$$

where \mathbf{M}^T stands for the transpose of the matrix \mathbf{M} , and \vec{l}_j for the vector of leakages at sample point j (i.e., N measured traces at sample point j). \mathbf{A} is a matrix of 33×33 and independent of the sample points; hence, it can be derived with processing only the associated ciphertexts. The vector $\vec{\alpha}_j$ (formed by 33 elements) is also obtained for each sample point independently. Therefore, for each guessed $k_{14}^{(0)}$, all the measured traces are processed once to derive \mathbf{A} and $\vec{\alpha}_j$, $\forall j$. Consequently, $\vec{\beta}_j$, $\forall j$ are derived by $\mathbf{A}^{-1}\vec{\alpha}_j$. At the next step, instead of the HD, the following model at sample point j for the *i*-th measurement is



Fig. 10. Spartan-6, EM analysis, CPA in 2^8 , weighted bits of $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$, recovered by linear regression, (a) using 100,000 traces, (b) over the number of traces

considered to perform a CPA:³

$$\hat{l}_{j}^{i} = \beta_{0,j} + \sum_{b=1}^{32} \beta_{b,j} g_{b}^{i}$$

In other words, for each key hypothesis $k_{14}^{(0)}$, the measured traces are processed two times (first to derive the coefficients β and second to estimate the correlations). Figure 10 shows the results of this attack predicating that it outperforms all above shown attacks. Although it leads approximately to the same results as the *heuristic approach* (Figure 8), its complexity is lower.

Other key bytes. The above explained procedure can be repeated for other key bytes. For example, by keeping the ciphertext bytes 0, 10, and 7 constant during the measurements, we can write

$$\begin{split} \Delta_{R_1,R_2}^{(0,1,2,3)} = & \left\langle \{ 0\mathbf{b} \} \bullet S^{-1} \left(c^{(13)} \oplus k_{14}^{(13)} \right) \oplus c^{(0)} \oplus \delta^{(0)}, \\ & \left\{ 0\mathbf{e} \} \bullet S^{-1} \left(c^{(13)} \oplus k_{14}^{(13)} \right) \oplus c^{(1)} \oplus \delta^{(1)}, \\ & \left\{ 09 \} \bullet S^{-1} \left(c^{(13)} \oplus k_{14}^{(13)} \right) \oplus c^{(2)} \oplus \delta^{(2)}, \\ & \left\{ 0\mathbf{d} \} \bullet S^{-1} \left(c^{(13)} \oplus k_{14}^{(13)} \right) \oplus c^{(3)} \oplus \delta^{(3)} \right\rangle, \end{split}$$
(5)

which allows the recovery of $k_{14}^{(13)}$.

It should be noted that the process of each column – in the first cipher round – is independent of the other columns. Hence, while all ciphertext bytes except 0, 4, 8, and 12 (the first row) are kept constant, four key recovery attacks (each by searching in a space of 2^8 to find the corresponding key bytes 0, 4, 8, and 12 of k_{14}) can independently be mounted. At the next step, a set of traces with fixed ciphertext bytes except the second row is measured which allows the recovery of key bytes 1, 5, 9, and 13. In short, we need to measure four sets of measurements,

³ We have also followed the suggestions of [8] to examine the squared error between the measured leakages l and estimated leakages \hat{l} , but our analyses showed better distinguishability when correlation is estimated instead.



Fig. 11. Kintex-7, EM analysis, CPA in 2^8 second round, weighted bits of $\Delta_{R_1,R_2}^{\prime(0,1,2,3)}$, recovered by linear regression, (a) using 200,000 traces, (b) over the number of traces

in each of which only the ciphertext bytes of one row are selected randomly, while the other 12 ciphertext bytes are kept constant (at any arbitrary value). With these four sets we are able to recover the full 128-bit last round key k_{14} .

Next round. As the target algorithm is AES-256, we need to extend the attacks to the next decryption round. In contrast to that of [12], where Δ_{R_2,R_3} has been considered, based on our findings (presented in Section 3.2) we target Δ_{R_1,R_3} , i.e., the difference between the state register at the first and the third cipher rounds.

Following the same principle as explained in Section 2.3 (particularly Equation (2)) we can write

$$\begin{aligned} \Delta_{R_{1},R_{3}}^{(0,1,2,3)} = & R_{1}^{(0,1,2,3)} \oplus R_{3}^{(0,1,2,3)} \\ = & c^{(0,1,2,3)} \oplus k_{14}^{(0,1,2,3)} \oplus \mathrm{M1C}^{-1} \left(\left\langle S^{-1} \left(c'^{(0)} \oplus k'^{(0)}_{13} \right), S^{-1} \left(c'^{(13)} \oplus k'^{(13)}_{13} \right) \right. \\ & S^{-1} \left(c'^{(10)} \oplus k'^{(10)}_{13} \right), S^{-1} \left(c'^{(7)} \oplus k'^{(7)}_{13} \right) \left\rangle \right) \oplus \mathrm{M1C}^{-1} \left(k_{12}^{(0,1,2,3)} \right), \end{aligned}$$

where $c' = MC^{-1} (SR^{-1} (SB^{-1} (c \oplus k_{14})))$ and $k'_{13} = MC^{-1} (k_{13})$. By keeping $c'^{(13)}, c'^{(10)}$, and $c'^{(7)}$ constant, we can write

$$\begin{split} \Delta_{R_1,R_3}^{(0,1,2,3)} = & \left\langle \{ \mathbf{0e} \} \bullet S^{-1} \left(c'^{(0)} \oplus k'^{(0)}_{13} \right) \oplus c^{(0)} \oplus \delta^{(0)}, \\ & \left\{ \mathbf{09} \} \bullet S^{-1} \left(c'^{(0)} \oplus k'^{(0)}_{13} \right) \oplus c^{(1)} \oplus \delta^{(1)}, \\ & \left\{ \mathbf{0d} \} \bullet S^{-1} \left(c'^{(0)} \oplus k'^{(0)}_{13} \right) \oplus c^{(2)} \oplus \delta^{(2)}, \\ & \left\{ \mathbf{0b} \} \bullet S^{-1} \left(c'^{(0)} \oplus k'^{(0)}_{13} \right) \oplus c^{(3)} \oplus \delta^{(3)} \right\rangle = \Delta_{R_1,R_3}'^{(0,1,2,3)} \oplus \delta^{(0,1,2,3)}. \end{split}$$

Since the last round key k_{14} has been recovered, c' bytes can be arbitrary selected and the corresponding ciphertext $c = \text{SB}\left(\text{SR}\left(\text{MC}\left(c'\right)\right)\right) \oplus k_{14}$ can be derived to be sent to the FPGA. Therefore, we followed the same procedure as explained for the first decryption round, and collected four sets of measurements, in each only one row of c' is selected randomly and the other bytes kept constant. This

Family	5	6	7	
FPGA	Virtex-5	Spartan-6	Kintex-7	Artix-7
Package	flip-chip	wire-bond	flip-chip	wire-bond
Technology	$65\mathrm{nm}$	$45\mathrm{nm}$	$28\mathrm{nm}$	$28\mathrm{nm}$
Probe	RF-R50-1	RF-U5-2	RF-R50-1	RF-R50-1
required traces for each set (row)	40,000	2,000	120,000	200,000

 Table 1. The attack performances

allows us to perform exactly the same attacks (each with complexity of 2^8) to find k'_{13} byte by byte to finally reveal the full 256-bit key. It is noteworthy that – in contrast to that of [12] – the attacks on the second round are as efficient as that on the first round since we are targeting Δ'_{R_1,R_3} instead of Δ'_{R_2,R_3} . As an example, the results of the attack on $k'_{13}^{(0)}$ (on the Kintex-7 device) are shown by Figure 11.

3.4 Comparisons

Table 1 presents the results of the EM attacks on different FPGA families with different packaging. In general it can be concluded that the attacks on the devices with flip-chip technology is harder than the wire-bond ones. However, by shrinking the technology (from 65 nm to 28 nm) the attacks become harder as in case of the Artix-7 FPGA we required around 200,000 traces as one set of the measurements (with a constant row) to reveal the secrets⁴, i.e., in total $2 \times 4 \times 200,000$ (1.6 million) traces. Since the FPGA device is in hand and control of the adversary, collecting more traces with chosen ciphertexts (if required) does not face a serious challenge. For example, with our setup we could collect each 100,000 traces of the chosen chiphertexts in around 90 minutes, which means that all 1.6 million traces⁵ could be measured in less than a day.

For the analyses, as shown in the attack results (Figure 10 and Figure 11) we have considered 200 sample points (either for the first or the second decryption round). These 200 sample points have been selected around the corresponding clock cycle based on the knowledge obtain from Figure 6. We split each attack into two parts. The first part, which derives the matrix **A** and vectors $\vec{\alpha}_{j=1,...,200}$, for all 2⁸ key candidates takes 21 minutes using an 8-core machine @3GHz on 100,000 traces. The results are applied in the next corresponding key-recovery CPA on the same 100,000 traces, which also takes 12 minutes on the same machine. In total, for a full recovery (on both rounds) using in total 1.6 million traces we require $2 \times 16 \times 2 \times (21 + 12)$ minutes (around 1.5 days) using the aforementioned processing unit. These numbers for sure can be decreased by more parallelization or by reducing the number of considered sample points. It

⁴ We realized that other components on the PCB (BASYS 3 from www.digilentinc. com) introduce noise into the EM measurements.

⁵ It is done in two parts since the second part can be started when k_{14} has already been recovered.

should be noted that since the attacks on Spartan-6 require far less number of traces, the measurements and analyses can be done in significantly shorter time, e.g., less than an hours for the measurements and the evaluations when each set of measurements contains only 2,000 traces.

3.5 Authentication

In Virtex-6 and 7 series devices, the bitstream encryption is integrated with an on-chip bitstream keyed-Hash Message Authentication Code (HMAC). It aims at authentication of the decrypted bitstream to prove that not even a single bit was modified. Stated in [19] "Without knowledge of the AES and HMAC keys, the bitstream cannot be loaded, modified, intercepted, or cloned. HMAC provides assurance that the bitstream provided for the configuration of the FPGA was the unmodified bitstream allowed to load".

As it is also mentioned in Xilinx public documents, unlike the AES-256 key, there is no storage place for the HMAC key on the FPGA. The HMAC key is instead included in the bitstream. Our investigations revealed that the first encrypted blocks (of the encrypted bitstream) carry the HMAC key. However, since the authentication (examining the correctness of the HMAC) is performed when all bitstream blocks are transferred and decrypted (i.e., at the end of the configuration process), it does not harm the *chosen ciphertext* measurement scenario explained above. Further, after recovering the AES-256 key, the first two blocks of an original bitstream can be decrypted to derive the 256-bit HMAC key. In short, the integrated authentication scheme of all 7 series devices does not have any effect on the efficiency of our presented attack.

4 Conclusions

This work extended the known SCA attacks on the bitstream encryption feature of Xilinx. By means of a sophisticated measurement scenario, i.e., chosen ciphertext, we could reduce the search space from 2^{32} to 2^8 for each step of the attack. This allows the attacks to be mounted by ordinary processing units, e.g., workstation PCs. We have also shown that in case of real-world attacks, the EM analysis using common ordinary EM probes are also possible, where – in contrast to all previous attacks on similar devices based on power consumption – modification of the PCB (where the FPGA is embedded) is not required. Although we have not presented the result of the attacks on Virtex-4 devices, all FPGA families from 4, 5, 6, and 7 (where the same AES-256 decryption module is integrated) are vulnerable to the attacks presented here.

We should refer to the design and architecture of more recent Xilinx families UltraSCALE and UltraSCALE⁺, where several security features, e.g., DPA countermeasures, have been integrated. Therefore, the attacks presented in this work are not expected to be portable to the new series devices. However, to the best of our knowledge, all 7 series devices (which are still in production) follow the same architecture and design with respect to bitstream encryption, that predicates on their susceptibility to our attacks. 16 Amir Moradi and Tobias Schneider

Acknowledgment

The authors would like to acknowledge Alexander Jakimowic and Oliver Mischke for their help with development of the setup. The research in this work was supported in part by the DFG Research Training Group GRK 1817/1.

References

- J. Balasch, B. Gierlichs, R. Verdult, L. Batina, and I. Verbauwhede. Power Analysis of Atmel CryptoMemory - Recovering Keys from Secure EEPROMs. In CT-RSA 2012, volume 7178 of LNCS, pages 19–34. Springer, 2012.
- E. Brier, C. Clavier, and F. Olivier. Correlation Power Analysis with a Leakage Model. In *Cryptographic Hardware and Embedded Systems - CHES 2004*, volume 3156 of *LNCS*, pages 16–29. Springer, 2004.
- 3. J. Doget, E. Prouff, M. Rivain, and F. Standaert. Univariate side channel attacks and leakage modeling. J. Cryptographic Engineering, 1(2):123–144, 2011.
- F. Durvaux and F. Standaert. From Improved Leakage Detection to the Detection of Points of Interests in Leakage Traces. *IACR Cryptology ePrint Archive, Report* 2015/536, 2015.
- T. Eisenbarth, T. Kasper, A. Moradi, C. Paar, M. Salmasizadeh, and M. T. M. Shalmani. On the Power of Power Analysis in the Real World: A Complete Break of the KeeLoq Code Hopping Scheme. In *CRYPTO 2008*, volume 5157 of *LNCS*, pages 203–220. Springer, 2008.
- J. Heyszl, S. Mangard, B. Heinz, F. Stumpf, and G. Sigl. Localized Electromagnetic Analysis of Cryptographic Implementations. In CT-RSA 2012, volume 7178 of LNCD, pages 231–244. Springer, 2012.
- P. C. Kocher, J. Jaffe, and B. Jun. Differential Power Analysis. In CRYPTO 1999, volume 1666 of LNCS, pages 388–397. Springer, 1999.
- K. Lemke-Rust. Models and Algorithms for Physical Cryptanalysis. PhD thesis, Ruhr University Bochum, Jan. 2007.
- J. Liu, Y. Yu, F. Standaert, Z. Guo, D. Gu, W. Sun, Y. Ge, and X. Xie. Small Tweaks Do Not Help: Differential Power Analysis of MILENAGE Implementations in 3G/4G USIM Cards. In *Computer Security - ESORICS 2015*, volume 9326 of *LNCS*, pages 468–480. Springer, 2015.
- S. Mangard, E. Oswald, and T. Popp. Power Analysis Attacks Revealing the Secrets of Smart Cards. Springer, 2007.
- A. Moradi, A. Barenghi, T. Kasper, and C. Paar. On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs. In *Computer and Communications Security*, CCS 2011, pages 111–124. ACM, 2011.
- A. Moradi, M. Kasper, and C. Paar. Black-Box Side-Channel Attacks Highlight the Importance of Countermeasures - An Analysis of the Xilinx Virtex-4 and Virtex-5 Bitstream Encryption Mechanism. In CT-RSA 2012, volume 7178 of LNCS, pages 1–18. Springer, 2012.
- A. Moradi, D. Oswald, C. Paar, and P. Swierczynski. Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II: facilitating black-box analysis using software reverse-engineering. In *FPGA 2013*, pages 91–100. ACM, 2013.
- D. Oswald and C. Paar. Breaking Mifare DESFire MF3ICD40: Power Analysis and Templates in the Real World. In *CHES 2011*, volume 6917 of *LNCD*, pages 207–222. Springer, 2011.

- J. R. Rao, P. Rohatgi, H. Scherzer, and S. Tinguely. Partitioning Attacks: Or How to Rapidly Clone Some GSM Cards. In *IEEE Symposium on Security and Privacy* 2002, pages 31–41. IEEE Computer Society, 2002.
- W. Schindler, K. Lemke, and C. Paar. A Stochastic Model for Differential Side Channel Cryptanalysis. In *CHES 2005*, volume 3659 of *LNCS*, pages 30–46. Springer, 2005.
- 17. P. Swierczynski, A. Moradi, D. Oswald, and C. Paar. Physical Security Evaluation of the Bitstream Encryption Mechanism of Altera Stratix II and Stratix III FPGAs. *TRETS*, 7(4):34:1–34:23, 2015.
- Xilinx (Kyle Wilkinson). 7 Series FPGAs Configuration User Guide, 2015. http://www.xilinx.com/support/documentation/user_guides/ug470_ 7Series_Config.pdf.
- Xilinx (Kyle Wilkinson). Using Encryption to Secure a 7 Series FPGA Bitstream, 2015. http://www.xilinx.com/support/documentation/application_ notes/xapp1239-fpga-bitstream-encryption.pdf.
- Y. Zhou, Y. Yu, F. Standaert, and J. Quisquater. On the Need of Physical Security for Small Embedded Devices: A Case Study with COMP128-1 Implementations in SIM Cards. In *Financial Cryptography 2013*, volume 7859 of *LNCS*, pages 230–238. Springer, 2013.