Tight Private Circuits: Achieving Probing Security with the Least Refreshing

Sonia Belaïd¹, Dahmun Goudarzi^{1,2}, and Matthieu Rivain¹

¹ CryptoExperts, Paris, France
² ENS, CNRS, INRIA and PSL Research University, Paris, France
{sonia.belaid,dahmun.goudarzi,matthieu.rivain}@cryptoexperts.com

Abstract. Masking is a common countermeasure to secure implementations against side-channel attacks. In 2003, Ishai, Sahai, and Wagner introduced a formal security model, named t-probing model, which is now widely used to theoretically reason on the security of masked implementations. While many works have provided security proofs for small masked components, called *gadgets*, within this model, no formal method allowed to securely compose gadgets with a tight number of shares (namely, t + 1) until recently. In 2016, Barthe et al. filled this gap with maskComp, a tool checking the security of masking schemes composed of several gadgets. This tool can achieve provable security with tight number of shares by inserting mask-refreshing gadgets at carefully selected locations. However the method is not tight in the sense that there exists some compositions of gadgets for which it cannot exhibit a flaw nor prove the security. As a result, it is overconservative and might insert more refresh gadgets than actually needed to ensure t-probing security. In this paper, we exhibit the first method able to clearly state whether a shared circuit composed of standard gadgets (addition, multiplication and refresh) is t-probing secure or not. Given such a composition, our method either produces a probing-security proof (valid at any order) or exhibits a security flaw that directly imply a probing attack at a given order. Compared to maskComp, our method can drastically reduce the number of required refresh gadgets to get a probing security proof, and thus the randomness requirement for some secure shared circuits. We apply our method to a recent AES implementation secured with higher-order masking in bitslice and we show that we can save all the refresh gadgets involved in the s-box layer, which results in an significant performance gain.

Keywords: Side-channel, Masking, Composition, Private Circuits

1 Introduction

Most cryptographic algorithms are assumed to be secure against the so-called *black-box* attacks, where the adversary is restricted to the knowledge of inputs and outputs to recover the secret key. However, the late nineties revealed a new class of attacks, referred to as *side-channel attacks*, that exploit the physical leakages (*e.g.* temperature, power consumption) of components which execute implementations of cryptographic algorithms. Many implementations of symmetric cryptographic algorithms have been broken so far [16, 6], raising the need for concrete and efficient protection.

A sound and widely deployed approach to counteract side-channel attacks is the so-called masking countermeasure that was simultaneously introduced in 1999 by Chari et al. [7] and by Goubin and Patarin [12]. The idea is to split each key-dependent variable x of the implementation into d shares $(x_i)_{0 \le i \le d-1}$ such that $x = x_0 * \cdots * x_{d-1}$ for some law * and any strict subset of shares is uniformly distributed. The number of degrees-of-freedom d-1 of such a sharing is referred to as the masking order. When * is the addition on a finite field of characteristic two, the approach is referred to as *Boolean masking*, and when d is additionally strictly greater than 2, the approach is referred to as higher-order Boolean masking. Chari at al. showed that recombining t noisy shares to recover the secret is then exponentially complex in d which makes the masking order a sound security parameter with respect to side-channel attacks.

In order to design masking schemes and theoretically reason on their security, the community has defined several leakage models. In the most realistic one, the *noisy leakage model* introduced by Rivain and Prouff [18] as a specialisation of the *only computation leaks* model [17], the adversary gets a noisy function of each intermediate variable of the cryptographic computation. Unfortunately, this model is not very convenient to build security proofs as it requires complex mutual information computations. A second and widely used leakage model is the *t*-probing model introduced by Ishai, Sahai, and Wagner [14]

in which the adversary gets the exact values of t chosen intermediate variables. As it manipulates exact values in a limited quantity, this model is advantageously much more convenient for security proofs. In order to benefit from the advantages of both models, Duc, Dziembowski, and Faust demonstrated in [11] a reduction from the noisy leakage model to the t-probing model. In a nutshell, an implementation that is secure in the t-probing model is also secure in the more realistic noisy leakage model for some level of noise.

In their seminal work [14], Ishai et al. proposed a t-probing secure masking scheme for any circuit based on d = 2t + 1 shares. This scheme was extended by Rivain and Prouff in [19] with the aim to derive a tight t-probing secure implementation of AES, where tightness means that the t-probing security is obtained with the optimal number of d = t + 1 shares. In particular, they show that the so-called ISW multiplication gadget actually achieves tight probing security provided that the two input sharings are mutually independent. In order to obtain tight security for the full AES circuit, Rivain and Prouff suggested to insert *refresh gadgets* that renew the randomness of sharings at carefully chosen locations [19]. But the proposed refresh gadget was shown to introduce a flaw in the composition [9]. In 2016, Barthe et al. introduced new security notions to fill this gap, namely the t-non interference and the *t*-strong non interference [2]. When these notions are met by a set of gadgets, one can easily reason on the probing security of their composition. Informally, a gadget is t-non interfering (or t-NI) if and only if any set of at most t intermediate variables can be perfectly simulated with at most tshares of each input. Since t input shares are trivially independent from the input itself as long as t < d, non-interference trivially implies probing security. While this notion was first defined in [2], it was actually already met by most existing gadgets. One step further, a gadget is t-strong non interfering (or t-SNI) if and only if any set of t intermediate variables among which t_{out} are output variables can be perfectly simulated with $t_{int} = t - t_{out}$ shares of each input sharing. This property makes it possible to compose any set of SNI gadgets since it stops the propagation of dependencies. A concrete tool to build probing secure implementations from unprotected implementations is provided [2] which was later called maskComp. Following this work, numerous examples of globally probing secure schemes were proposed with a decomposition in identified NI and SNI gadgets [20, 10, 3]. While these schemes achieve their security goals, each inserted SNI refresh gadget increase the requirement of fresh randomness which is generally expensive to generate. And up to now, no efficient method exists to check the probing security of any given composition of gadgets. As a result, existing tools such as maskComp are overconservative and might insert more refresh gadgets than necessary.

Nevertheless, some formal tools have been recently developed to evaluate the probing security of implementations at a given masking order. Among the most efficient ones, Barthe et al. developed maskVerif [1] and Coron developed CheckMasks [8]. Both tools take as input a shared circuit and return a formal security proof when no attack is found. But here again, this evaluation is not tight and false negatives may occur and hence imply the addition of unnecessary refresh gadgets. Moreover, while such tools are very convenient to evaluate the security of concrete implementations, they suffer from an important limitation which is their exponential complexity in the size of the circuit and consequently in the masking order. As a result, these tools are impractical beyond a small number of shares (typically d = 5). In a recent work, Bloem et al. [4] further developed a new tool to verify the security of masked implementations. However this tool still suffers from the same efficiency limitations as the previous ones.

Motivation and Contributions. The method of Barthe et al. [2] allows one to safely compose t-NI and t-SNI gadgets and get probing security at any order. Nevertheless, it is not tight and makes use of more refresh gadgets than required. In many contexts, randomness generation is expensive and might be the bottleneck for masked implementations. For instance, Journault and Standaert describe an AES encryption shared at the order d = 32 for which up to 92% of the running time is spent on randomness generation [15]. In such a context, it is fundamental to figure out whether the number of t-SNI refresh gadgets inserted by Barthe et al.'s tool maskComp is actually minimal to achieve t-probing security. In this paper, we find out that it is not and we provide a new method which exactly identifies the concrete probing attacks in a Boolean shared circuit.

Let us take a simple example. We consider the small randomized circuit referred to as Circuit 1 and illustrated in Figure 1 with $[\oplus]$ a *t*-NI sharewise addition, $[\otimes]$ a *t*-SNI multiplication, and two Boolean sharings $[x_1]$ and $[x_2]$. Applying Barthe et al's tool maskComp on this circuit automatically inserts a *t*-SNI

refresh gadget in the cycle formed by gates $[x_1]$, $[\oplus]$, and $[\otimes]$ as represented in Figure 2. However, it can be verified that for any masking order t, the initial circuit is t-probing secure without any additional refresh gadget. Therefore, in the following, this paper aims to refine the state-of-the-art method [2] to only insert refresh gadgets when absolutely mandatory for the t-probing security.





Fig. 1. Graph representation of Circuit 1.

Fig. 2. Graph representation of Circuit 1 after maskComp.

More specifically, our contributions can be summarized as follows:

- (1.) We introduce formal definitions of the probing, non-interfering, and strong-non-interfering security notions for shared circuits based on concrete security games. Although these definitions are no more than a reformulation of existing security notions, we believe that they provide a simple and precise framework to reason on probing security.
- (2.) From the introduced game-based definitions, we provide a reduction of the probing security of a given standard shared circuit -i.e. a shared circuit composed of ISW multiplication gadgets, sharewise addition gadgets and SNI refresh gadgets- to the probing security of a simpler circuit of multiplicative depth 1 and for which the adversary is restricted to probe the multiplication inputs (which are linear combinations of the circuit inputs).
- (3.) We give an algebraic characterization of the final security game, which allows us to express the probing security of any standard shared circuit in terms of linear algebra.
- (4.) We show how to solve the latter problem with a new exact and proven method. Our method takes the description of any standard shared circuit and either produces a probing-security proof (valid at any order) or exhibits a probing attack (*i.e.* a set of t < d probes that reveal information on the circuit *d*-shared input for some *d*). We provide a concrete tool implementing our method in Sage.
- (5.) We apply our tool to the efficient implementation of the AES s-box developed by Goudarzi and Rivain in [13]. Based on the previous state of the art, this s-box was implemented using one SNI refresh gadget per multiplication gadget (to refresh one of the operand), hence making a total of 32 refresh gadgets (which was later on confirmed by the maskComp tool). Our new method formally demonstrates that the same d-shared implementation is actually t-probing secure with no refresh gadget for any d = t + 1. We provide implementation results and a performance analysis: this new implementation achieves an asymptotic gain up to 43%. The code is provided in the Supplementary Material.
- (6.) We extend our results to larger circuits by establishing new compositional properties on *t*-probing secure gadgets. In particular, these new composition properties perfectly apply to the case of SPN-based block ciphers. We also show that they apply to a wide range of Boolean circuits with common gadgets and input sets.

Paper Organization. In Section 2, useful notions are introduced, security definitions for composition are formalized through concrete security games, and some useful security results are provided. Section 3 provides our security reduction for standard shared circuits. Section 4 then details our new method to exactly determine the probing security of a standard shared circuit. It also gives an upper bound on the number of required refresh gadgets together with an exhaustive method to make a standard shared circuit achieve tight probing security. In Section 5, our new method is extended to apply to larger circuits, and in particular to SPN-based block ciphers, with new compositional properties. Finally, Section 6 describes the new tool we implemented to experiment our method on concrete circuits.

$\mathbf{2}$ Formal Security Notions

Notations $\mathbf{2.1}$

In this paper, we denote by \mathbb{F}_2 the finite field with two elements and by [i, j] the integer interval $\mathbb{Z} \cap [i, j]$ for any two integers i and j. For a finite set \mathcal{X} , we denote by $|\mathcal{X}|$ the cardinal of \mathcal{X} and by $x \leftarrow \mathcal{X}$ the action of picking x from \mathcal{X} independently and uniformly at random. For some (probabilistic) algorithm \mathcal{A} , we further denote $x \leftarrow \mathcal{A}(in)$ the action of running algorithm \mathcal{A} on some inputs in (with fresh uniform random tape) and setting x to the value returned by \mathcal{A} .

Basic Notions 2.2

A Boolean circuit is a directed acyclic graph whose vertices are input gates, output gates, constant gates of fan-in 0 that output constant values, and operation gates of fan-in at most 2 and fan-out at most 1 and whose edges are wires. In this paper we consider Boolean circuits with two types of operation gates: addition gates (computing an addition on \mathbb{F}_2) and multiplication gates (computing a multiplication on \mathbb{F}_2). A randomized circuit is a Boolean circuit augmented with random-bit gates of fan-in 0 that outputs a uniformly random bit.

A *d*-Boolean sharing of $x \in \mathbb{F}_2$ is a random tuple $(x_0, x_1, \ldots, x_{d-1}) \in \mathbb{F}_2^d$ satisfying $x = \sum_{i=0}^{d-1} x_i$. The sharing is said to be *uniform* if, for a given x, it is uniformly distributed over the subspace of tuples satisfying $x = \sum_{i=0}^{d-1} x_i$. A uniform sharing of x is such that any m-tuple of its shares x_i is uniformly distributed over the subspace of tuples. distributed over \mathbb{F}_2^m for any $m \leq d-1$. In the following, a d-Boolean sharing of a given variable x is denoted by [x] when the sharing order d is clear from the context. We further denote by Enc a probabilistic encoding algorithm that maps $x \in \mathbb{F}_2$ to a fresh uniform sharing [x].

A d-shared circuit C is a randomized circuit working on d-shared variables. More specifically, a dshared circuit takes a set of n input sharings $[x_1], \ldots, [x_n]$ and computes a set of m output sharings $[y_1]$, ..., $[y_m]$ such that $(y_1, \ldots, y_m) = f(x_1, \ldots, x_n)$ for some deterministic function f. A probe on C refers to a wire index (for some given indexing of C's wires). An evaluation of C on input $[x_1], \ldots, [x_n]$ under a set of probes \mathcal{P} refers to the distribution of the tuple of wires pointed by the probes in \mathcal{P} when the circuit is evaluated on $[x_1], \ldots, [x_n]$, which is denoted by $C([x_1], \ldots, [x_n])_{\mathcal{P}}$.

We consider a special kind of shared circuits which are composed of gadgets. A gadget is a simple building block of a shared circuit that performs a given operation on its input sharing(s). For instance, for some two-input operation *, a *-gadget takes two input sharings $[x_1]$ and $[x_2]$ and it outputs a sharing [y] such that $y = x_1 * x_2$. In the paper, we specifically consider three types of gadgets, namely ISW-multiplication gadgets ($[\otimes]$), ISW-refresh gadgets ($[\mathbb{R}]$) and sharewise addition gadgets ($[\oplus]$). The ISW-multiplication gadget, introduced in [14], takes two d-sharings [a] and [b] as inputs and computes the output d-sharing [c] such that $c = a \cdot b$ as follows:

- 1. for every $0 \le i < j \le d 1$, pick uniformly at random a value $r_{i,j}$ over \mathbb{F}_2 ;
- 2. for every $0 \le i < j \le d-1$, compute $r_{j,i} \leftarrow (r_{i,j} + a_i \cdot b_j) + a_j \cdot b_i$; 3. for every $0 \le i \le d-1$, compute $c_i \leftarrow a_i \cdot b_i + \sum_{j \ne i} r_{i,j}$.

The ISW-refresh gadget is actually the ISW-multiplication gadget in which the second operand [b] is set to the constant Boolean sharing $(1, 0, \ldots, 0)$. The output [c] is thus a fresh independent sharing of a. Finally, a sharewise addition gadget computes a d-sharing [c] such that c = a + b by letting $c_i \leftarrow a_i + b_i$ for every $0 \le i \le d-1$. When called with a second operand equal to the constant Boolean sharing $(1, 0, \ldots, 0)$, such a sharewise addition gadget computes the complementary of its first operand $c = \overline{a}$.

Definition 1. A standard shared circuit is a shared circuit exclusively composed of ISW-multiplication gadgets, ISW-refresh gadgets and sharewise addition gadgets as described above.

Game-Based Security Definitions $\mathbf{2.3}$

In the following, we recall the probing, non-interfering and strong non-interfering security notions introduced in [14, 2] and we formalize them through concrete security games. Each of these games is defined for a given n-input d-shared circuit C and it opposes an adversary \mathcal{A} , which is a deterministic algorithm outputting a set of (plain) inputs x_1, \ldots, x_n and a set of probes \mathcal{P} , to a simulator \mathcal{S} , which aims at simulating the distribution $C([x_1], \ldots, [x_n])_{\mathcal{P}}$.

Probing Security. We first recall the definition from [14]. Our game-based definition is then given with a proposition to state the equivalence of both notions.

Definition 2 (from [14]). A circuit is t-probing secure if and only if any set of at most t intermediate variables is independent from the secret.

Probing Security Game. The t-probing security game is built based on two experiments as described in Figure 3. In both experiments, an adversary \mathcal{A} outputs a set of probes \mathcal{P} (indices of circuit's wires) such that $|\mathcal{P}| = t$ and n input values $x_1, \ldots, x_n \in \mathbb{F}_2$.

In the first (real) experiment, referred to as ExpReal, the chosen input values x_1, \ldots, x_n are mapped into n sharings $[x_1], \ldots, [x_n]$ with encoding algorithm Enc. The resulting encodings are given as inputs to the shared circuit C. The real experiment then outputs a random evaluation $C([x_1], \ldots, [x_n])_{\mathcal{P}}$ of the chosen gates through a *t*-uple (v_1, \ldots, v_t) .

In the second experiment, referred to as ExpSim , the probing simulator S takes the (adversary chosen) set of probes \mathcal{P} and outputs a simulation of the evaluation $C([x_1], \ldots, [x_n])_{\mathcal{P}}$, which is returned by the simulation experiment. The simulator wins the game if and only if the two experiments return identical distributions.

$ExpReal(\mathcal{A}, C)$:	ExpSim(A, S, C):	
1. $(\mathcal{P}, x_1, \dots, x_n) \leftarrow \mathcal{A}()$ 2. $[x_1] \leftarrow Enc(x_1), \dots, [x_n] \leftarrow Enc(x_n)$	$\frac{1}{1} (\mathcal{P}, x_1, \dots, x_n) \leftarrow \mathcal{A}()$ $2 (v_1, \dots, v_t) \leftarrow \mathcal{S}(\mathcal{P})$ $3 \text{Return} (v_1, \dots, v_t)$	
		3. $(v_1, \ldots, v_t) \leftarrow C([x_1], \ldots, [x_n])_{\mathcal{P}}$ 4. Return (v_1, \ldots, v_t)
11 1000ulli (01,01,01)		

Fig. 3. *t*-probing security game.

Proposition 1. A shared circuit C is t-probing secure if and only if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins the t-probing security game defined in Figure 3, i.e. the random experiments $\mathsf{ExpReal}(\mathcal{A}, C)$ and $\mathsf{ExpSim}(\mathcal{A}, \mathcal{S}, C)$ output identical distributions.

Proof. From right to left, if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins the *t*-probing security game defined in Figure 3, then any set of probes is independent from the secret as \mathcal{S} has no knowledge of the secret inputs. Thus C is trivially *t*-probing secure from Definition 2. From left to right, if the random experiments $\mathsf{ExpReal}(\mathcal{A}, C)$ and $\mathsf{ExpSim}(\mathcal{A}, \mathcal{S}, C)$ do not output identical distributions, then there exists a set of at most *t* intermediate variables which cannot be perfectly simulated without the knowledge of the input secrets. As a consequence, the circuit is not *t*-probing secure from Definition 2.

A shared circuit C which is t-probing secure is referred to as a t-private circuit. It is not hard to see that a d-shared circuit can only achieve t-probing security for d > t. When a d-shared circuit achieves t-probing security with d = t + 1, we call it a tight private circuit.

Non-Interfering Security. The non-interfering security notion is a little bit stronger. Compared to the probing security notion, it additionally benefits from making the security evaluation of composition of circuits easier. We recall its original definition from [2] before we give an equivalent formal game-based definition.

Definition 3 (from [2]). A circuit is t-non-interfering (t-NI) if and only if any set of at most t intermediate variables can be perfectly simulated from at most t shares of each input.

Non-Interfering Security Game. The t-non-interfering (t-NI) security game is built based on two experiments as described in Figure 4. In both experiments, an adversary \mathcal{A} outputs a set of probes \mathcal{P} (indices of circuit's wires) such that $|\mathcal{P}| = t$ and n input sharings $[x_1], \ldots, [x_n] \in \mathbb{F}_2^d$.

The first (real) experiment, referred to as ExpReal, simply returns an evaluation of C on input sharings $[x_1], \ldots, [x_n]$ under the set of probes \mathcal{P} .

The second experiment, referred to as ExpSim , is defined for a two-round simulator $\mathcal{S} = (\mathcal{S}^1, \mathcal{S}^2)$. In the first round, the simulator \mathcal{S}^1 takes the (adversary chosen) set of probes \mathcal{P} and outputs n sets of indices $\mathcal{I}_1, \ldots, \mathcal{I}_n \subseteq \{1, \ldots, d\}$, such that $|\mathcal{I}_1| = \cdots = |\mathcal{I}_n| = t$. In the second round, in addition to the set of probes \mathcal{P} , the simulator \mathcal{S}^2 receives the (adversary chosen) input sharings restricted to the shares indexed by the sets $\mathcal{I}_1, \ldots, \mathcal{I}_n$, denoted $[x_1]_{\mathcal{I}_1}, \ldots, [x_n]_{\mathcal{I}_n}$, and outputs a simulation of $C([x_1], \ldots, [x_n])_{\mathcal{P}}$, which is returned by the simulation experiment. The simulator wins the game if and only if the two experiments return identical distributions.

Fig. 4. *t*-(S)NI security game.

Proposition 2. A shared circuit C is t-non-interfering secure if and only if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins the t-non-interfering security game defined in Figure 4, i.e. the random experiments $\mathsf{ExpReal}(\mathcal{A}, C)$ and $\mathsf{ExpSim}(\mathcal{A}, \mathcal{S}, C)$ output identical distributions.

Proof. From right to left, if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins the *t*-non interfering security game defined in Figure 3, then any set of probes can be perfectly simulated from sets of at most *t* shares of each input. Thus *C* is trivially *t*-non-interfering from Definition 3. From left to right, if the random experiments $\mathsf{ExpReal}(\mathcal{A}, C)$ and $\mathsf{ExpSim}(\mathcal{A}, \mathcal{S}, C)$ do not output identical distributions, then there exists a set of at most *t* intermediate variables which cannot be perfectly simulated from sets \mathcal{I}_j of input shares whose cardinals are less than *t*. As a consequence, the circuit is not *t*-non interfering secure from Definition 3.

Strong Non-Interfering Security. The strong non-interfering security is a stronger notion than non-interfering security as it additionally guarantees the independence between input and output sharings. The latter property is very convenient to securely compose gadgets with related inputs.

Definition 4 (Strong non-interfering security from [2]). A circuit is t-strong non-interfering (t-SNI) if and only if any set of at most t intermediate variables whose t_1 on the internal variables and t_2 on output variables can be perfectly simulated from at most t_1 shares of each input.

Strong Non-Interfering Security Game. The t-strong-non-interfering (t-SNI) security game is similar to the t-NI security game depicted in Figure 4. The only difference relies in the fact that the first-round simulator S^1 outputs n sets of indices $\mathcal{I}_1, \ldots, \mathcal{I}_n \subseteq \{1, \ldots, d\}$, such that $|\mathcal{I}_1| = \cdots = |\mathcal{I}_n| = |\mathcal{P}_{int}| \leq t$ where $\mathcal{P}_{int} \subseteq \mathcal{P}$ refers to the probes on internal wires, *i.e.* the probes in \mathcal{P} which do not point to outputs of C.

Proposition 3. A shared circuit C is t-strong-non-interfering secure if and only if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins the t-SNI security game defined in Figure 4, i.e. the random experiments $\mathsf{ExpReal}(\mathcal{A}, C)$ and $\mathsf{ExpSim}(\mathcal{A}, \mathcal{S}, C)$ output identical distributions.

Proof. From right to left, if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins the *t*-non interfering security game defined in Figure 3, then any set of probes can be perfectly simulated from sets of at most $|\mathcal{P}_{int}| = t_1$ shares of each input. Thus C is trivially *t*-strong non-interfering from Definition 4. From left to right, if the random experiments $\mathsf{ExpReal}(\mathcal{A}, C)$ and $\mathsf{ExpSim}(\mathcal{A}, \mathcal{S}, C)$ do not output identical distributions, then there exists a set of at most t intermediate variables which cannot be perfectly simulated from sets \mathcal{I}_j of input shares whose cardinals are less than t_1 . As a consequence, the circuit is not *t*-strong non-interfering secure from Definition 4.

2.4 Useful Security Results

This section states a few useful security results. From the above definitions, it is not hard to see that for any shared circuit C we have the following implications:

$$C$$
 is t-SNI \Rightarrow C is t-NI \Rightarrow C is t-probing secure

while the converses are not true. While the ISW-multiplication (and refresh) gadget defined above was originally shown to achieve probing security, it actually achieves the more general notion of strong noninterfering security as formally stated in the following theorem:

Theorem 1 ([2]). For any integers d and t such that t < d, the d-shared ISW-multiplication gadget $[\otimes]$ and the d-shared ISW-refresh gadget [R] are both t-SNI.

The next lemma states a simple implication of the t-SNI notion (which up to our knowledge has never been stated in the literature):

Lemma 1. Let C be a n-input (t + 1)-shared t-SNI circuit. Then for every $(x_1, \ldots, x_n) \in \mathbb{F}_2^n$, an evaluation of C taking n uniform and independent (t + 1)-Boolean sharings $[x_1], \ldots, [x_n]$ as input produces a sharing [y] (of some value $y \in \mathbb{F}_2$ function of x_1, \ldots, x_n) which is uniform and mutually independent of $[x_1], \ldots, [x_n]$.

Proof of Lemma 1 is available in Section A of the supplementary material.

3 A Security Reduction

This section provides a reduction for the *t*-probing security of a standard (t + 1)-shared circuit *C* as defined in Section 2. Through a sequence of games we obtain a broad simplification of the problem of verifying whether *C* is probing secure or not. At each step of our reduction, a new game is introduced which is shown to be equivalent to the previous one, implying that for any adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins the new game if and only if the circuit *C* is *t*-probing secure. We get a final game (see Game 3 hereafter) in which only the inputs of the multiplication gadgets can be probed by the adversary and the circuit is *flattened* into an (equivalent) circuit of multiplicative depth one. This allows us to express the probing security property as a linear algebra problem, which can then be solved efficiently as we show in Section 4.

In a nutshell, our Game 0 exactly fits the game-based definition of t-probing security given in the previous section. Then, with Game 1, we prove that verifying the t-probing security of a standard shared circuit C is exactly equivalent to verifying the t-probing security of the same circuit C where the attacker \mathcal{A} is restricted to probe inputs of refresh gadgets, pairs of inputs of multiplication gadgets, and inputs and outputs of sharewise additions (i.e., no internal gadgets variables). Game 2 then shows that verifying the t-probing security of a standard shared circuit C with a restricted attacker \mathcal{A} is equivalent to verifying the t-probing security of a standard shared circuit C with a restricted attacker \mathcal{A} is equivalent to verifying the t-probing security of a functionally equivalent circuit C' of multiplicative depth one where all the outputs of multiplication and refresh gadgets in C are replaced by fresh input sharings of the same values in the rest of the circuit. Finally, with Game 3, we show that we can even restrict the adversary to probe only pairs (x_i, y_j) where x_i (resp. y_j) is the i^{th} share of x (resp. the j^{th} share of y) and such that x and y are operands of the same multiplication in C. These three games are deeply detailed hereafter and proofs of their consecutive equivalence are provided at each step. An overview is displayed on Figure 5.

Game 1. In a nutshell, our first game transition relies on the fact that each probe in a *t*-SNI gadget can be replaced by 1 or 2 probes on the input sharing(s) of the gadget. In particular, one probe on a refresh gadget is equivalent to revealing one input share, one probe on a multiplication gadget is equivalent to revealing two input shares (one share per input sharings). Formally, in the random experiments $ExpReal(\mathcal{A}, C)$ and $ExpSim(\mathcal{A}, \mathcal{S}, C)$, the set of probes \mathcal{P} returned by \mathcal{A} , noted \mathcal{P}' in the following, has a different form explicitly defined below.

Let us associate an index g to each gadget in the standard shared circuit and denote by \mathcal{G} the set of gadget indices. Let us further denote by \mathcal{G}_r , \mathcal{G}_m and \mathcal{G}_a the index sets of refresh gadgets, multiplication gadgets and addition gadgets, such that $\mathcal{G} = \mathcal{G}_r \cup \mathcal{G}_m \cup \mathcal{G}_a$. Then we can denote by \mathcal{I}_g and \mathcal{J}_g the indices of circuit wires which are the shares of the (right and left) input operands of gadget $g \in \mathcal{G}$ (where $\mathcal{J}_q = \emptyset$



Fig. 5. Overview of the sequence of games.

if gadget g is a refresh). Similarly, we denote by \mathcal{O}_g the indices of circuit wires which represent the output of gadget $g \in \mathcal{G}$. From these notations, an admissible set of probes \mathcal{P}' from the adversary in the new game is of the form

$$\mathcal{P}' = \mathcal{P}'_r \cup \mathcal{P}'_m \cup \mathcal{P}$$

where

$$\mathcal{P}'_r \subseteq igcup_{g\in\mathcal{G}_r} \mathcal{I}_g \ \mathcal{P}'_m \subseteq igcup_{g\in\mathcal{G}_m} \mathcal{I}_g imes \mathcal{J}_g \ \mathcal{P}'_a \subseteq igcup_{g\in\mathcal{G}_a} \mathcal{I}_g igcup_{g\in\mathcal{G}_a} \mathcal{J}_g igcup_{g\in\mathcal{G}_a} \mathcal{O}_g$$

and $|\mathcal{P}'| = t$. That is, each of the *t* elements of \mathcal{P}' either is a pair of index in $\mathcal{I}_g \times \mathcal{J}_g$ for a multiplication gadget *g*, or a single index in $\mathcal{I}_g \cup \mathcal{J}_g \cup \mathcal{O}_g$ for an addition gadget. Note that in the latter case, the index can correspond to any wire in the addition gadget (which is simply composed of t + 1 addition gates).

Let t_m be the number of probes on multiplication gadgets, *i.e.* $t_m = |\mathcal{P}'_m|$, and t_{ar} the number of probes on refresh or addition gadgets, *i.e.* $t_{ar} = |\mathcal{P}'_a \cup \mathcal{P}'_r|$, so that $t_m + t_{ar} = t$. The evaluation $C([x_1], \ldots, [x_n])_{\mathcal{P}'}$ then returns a q-tuple for $q = 2t_m + t_{ar}$, which is composed of the values taken by the wires of index $i \in \mathcal{P}'_a \cup \mathcal{P}'_r$, and the values taken by the wires of index i and j with $(i, j) \in \mathcal{P}'_m$. The new experiments $\mathsf{ExpReal}_1(\mathcal{A}, C)$ and $\mathsf{ExpSim}_1(\mathcal{A}, \mathcal{S}, C)$, carefully written in Figure 6, each outputs a q-tuple and, as before, the simulator wins Game 1 if and only if the associated distributions are identical.

$ExpReal_1(\mathcal{A}, C)$:	$ExpSim_1(\mathcal{A}, \mathcal{S}, C)$:
1. $(\mathcal{P}', x_1, \dots, x_n) \leftarrow \mathcal{A}()$	$\frac{\underline{-1,p} \cdots \underline{-1,p} \cdots \underline{-1,p} \cdots \underline{-1,p}}{\underline{-1,p} \cdots \underline{-1,p} \cdots -$
2. $[x_1] \leftarrow Enc(x_1), \ldots, [x_n] \leftarrow Enc(x_n)$	1. $(\mathcal{P}, x_1, \dots, x_n) \leftarrow \mathcal{A}()$ 2. $(v_1, \dots, v_q) \leftarrow \mathcal{S}(\mathcal{P}')$ 2. Potum (v_1, \dots, v_q)
3. $(v_1,\ldots,v_q) \leftarrow C([x_1],\ldots,[x_n])_{\mathcal{P}'}$	
4. Return (v_1, \ldots, v_q)	5. Return $(v_1,, v_q)$

Fig. 6. Game 1.

Proposition 4. A standard shared circuit C is t-probing secure if and only if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins Game 1 defined above, i.e. the random experiments $\mathsf{ExpReal}_1(\mathcal{A}, C)$ and $\mathsf{ExpSim}_1(\mathcal{A}, \mathcal{S}, C)$ output identical distributions.

Proof. Basically, the proof is based on the fact that with the SNI property on the gadgets in our circuit, each probe in a t-SNI gadget can be replaced by 1 or 2 probes on the input sharing(s) of the gadget. The complete proof can be found in Section B of the Supplementary Material.

Game 2. Our second game transition consists in replacing the circuit C by a functionally equivalent circuit C' of multiplicative depth one and with an extended input. In a nutshell, each output of a



Fig. 7. Illustration of the Flatten transformation.

multiplication or a refresh gadget in C is replaced by a fresh new input sharing of the same value in the rest of the circuit. The new circuit hence takes N input sharings $[x_1], \ldots, [x_n], [x_{n+1}], \ldots, [x_N]$, with $N = n + |\mathcal{G}_m| + |\mathcal{G}_r|$. The two circuits are functionally equivalent in the sense that for every input (x_1, \ldots, x_n) there exists an extension (x_{n+1}, \ldots, x_N) such that $C([x_1], \ldots, [x_n])$ and $C'([x_1], \ldots, [x_N])$ have output sharings encoding the same values. This transformation is further referred to as Flatten in the following, and is illustrated on Figure 7.

The resulting Game 2 is illustrated on Figure 8. Although the additional inputs x_{n+1}, \ldots, x_N are deterministic functions of the original inputs x_1, \ldots, x_n , we allow the adversary to select the full extended input x_1, \ldots, x_N for the sake of simplicity. This slight adversarial power overhead does not affect the equivalence between the games.

$ExpReal_2(\mathcal{A}, C)$:	$ExpSim_{\mathcal{A}}(A \ \mathcal{S} \ C)$	
1. $C' \leftarrow Flatten(C)$ 2. $(\mathcal{P}', x_1, \dots, x_N) \leftarrow \mathcal{A}()$ 3. $[x_1] \leftarrow Enc(x_1), \dots, [x_N] \leftarrow Enc(x_N)$ 4. $(v_1, \dots, v_q) \leftarrow C'([x_1], \dots, [x_N])_{\mathcal{P}'}$ 5. Return (v_1, \dots, v_q)	$1. C' \leftarrow Flatten(C)$ $2. (\mathcal{P}', x_1, \dots, x_N) \leftarrow \mathcal{S}($ $3. (v_1, \dots, v_q) \leftarrow \mathcal{S}($ $4. \text{ Return } (v_1, \dots, v_q)$	

Fig. 8. Game 2.

Proposition 5. A standard shared circuit C is t-probing secure if and only if for every adversary \mathcal{A} , there exists a simulator \mathcal{S} that wins Game 2 defined above, i.e. the random experiments $\text{ExpReal}_2(\mathcal{A}, C)$ and $\text{ExpSim}_2(\mathcal{A}, \mathcal{S}, C)$ output identical distributions.

Proof. Basically, the proof is based on the fact that the output encodings of a ISW multiplication are completly independent of its inputs encodings. The complete proof can be found in Section B of the Supplementary Material.

Corollary 1. A standard shared circuit C is t-probing secure if and only if the standard shared circuit $\mathsf{Flatten}(C)$ is t-probing secure.

Translation to linear algebra. At this point, the problem of deciding the *t*-probing security of a Boolean standard shared circuit C has been equivalently reduced to the problem of deciding the *t*-probing security of a circuit $C' = \mathsf{Flatten}(C)$ when the attacker is restricted to probes on multiplication and refresh gadgets' inputs, and intermediate variables of sharewise additions. In order to further reduce it, we translate the current problem into a linear algebra problem. In the following, we denote by $x_{i,j}$ the *j*th share of the *i*th input sharing $[x_i]$ so that

$$[x_i] = (x_{i,0}, x_{i,1}, \dots, x_{i,t})$$

for every $i \in [\![1, N]\!]$. Moreover, we denote by $\overrightarrow{x_j} \in \mathbb{F}_2^N$ the vector composed of the *j*th share of each input sharing:

$$\overrightarrow{x_j} = (x_{0,j}, x_{1,j}, \dots, x_{N,j}) \; .$$

As a result of the Flatten transformation, each probed variable in the q-tuple $(v_1, \ldots, v_q) = C([x_1], \ldots, [x_N])_{\mathcal{P}'}$ is a linear combination of the input sharings $[x_1], \ldots, [x_N]$. Moreover, since the addition gadgets are sharewise, for every $k \in [1, q]$, there is a single share index j such that the probed variable v_k only depends of the jth shares of the input sharings, giving:

$$v_k = \overrightarrow{a_k} \cdot \overrightarrow{x_j} , \qquad (1)$$

for some constant coefficient vector $\overrightarrow{a_k} \in \mathbb{F}_2^N$. Without loss of generality, we assume that the tuple of probed variables is ordered w.r.t. the share index j corresponding to each v_k (*i.e.* starting from j = 0 up to j = t). Specifically, the q-tuple (v_1, \ldots, v_q) is the concatenation of t + 1 vectors

$$\overrightarrow{v_0} = M_0 \cdot \overrightarrow{x_0} , \quad \overrightarrow{v_1} = M_1 \cdot \overrightarrow{x_1} , \quad \dots \quad \overrightarrow{v_t} = M_t \cdot \overrightarrow{x_t} , \quad (2)$$

where the matrix M_j is composed of the row coefficient vectors $\overrightarrow{a_k}$ for the probed variable indices k corresponding to the share index j.

Lemma 2. For any $(x_1, \ldots, x_N) \in \mathbb{F}_2^N$, the q-tuple of probed variables $(v_1, \ldots, v_q) = C([x_1], \ldots, [x_N])_{\mathcal{P}'}$ can be perfectly simulated if and only if the M_j matrices satisfy

$$\operatorname{Im}(M_0^T) \cap \operatorname{Im}(M_1^T) \cap \cdots \cap \operatorname{Im}(M_t^T) = \emptyset$$
.

Moreover, if the M_j matrices are full-rank (which can be assumed without loss of generality), then the above equation implies that (v_1, \ldots, v_q) is uniformly distributed.

Proof. Without loss of generality we can assume that the M_j matrices are full-rank since otherwise the probed variables v_1, \ldots, v_q would be mutually linearly dependent and simulating them would be equivalent to simulating any subset $(v_k)_{k \in \mathcal{K} \subseteq [\![1,q]\!]}$ defining a free basis of (v_1, \ldots, v_q) , and which would then induce full-rank matrices M_j .

Throughout this proof, we denote $\vec{x} = (x_1, \ldots, x_N)$. We first show that a non-null intersection implies a non-uniform distribution of (v_1, \ldots, v_q) which is statistically dependent on \vec{x} . Indeed, a non-null intersection implies that there exist a non-null vector $\vec{w} \in \mathbb{F}_2^N$ satisfying

$$\overrightarrow{w} = \overrightarrow{u_0} \cdot M_0 = \overrightarrow{u_1} \cdot M_1 = \dots = \overrightarrow{u_t} \cdot M_t .$$
(3)

for some (constant) vectors $\overrightarrow{u_0}, \ldots, \overrightarrow{u_t}$. It follows that

$$\sum_{j=0}^{t} \overrightarrow{u_j} \cdot \overrightarrow{v_j} = \sum_{j=0}^{t} \overrightarrow{w} \cdot \overrightarrow{x_j} = \overrightarrow{w} \cdot \overrightarrow{x} ,$$

which implies that the distribution of the q-tuple $(v_1, \ldots, v_q) = (\overrightarrow{v_0} \parallel \cdots \parallel \overrightarrow{v_t})$ is non-uniform and dependent on \overrightarrow{x} .

We now show that a null intersection implies a uniform distribution (which can then be easily simulated). The uniformity and mutual independence between the sharings $[x_1], \ldots, [x_N]$ implies that we can see $\overrightarrow{x_1}, \ldots, \overrightarrow{x_t}$ as t uniform and independent vectors on \mathbb{F}_2^N , and $\overrightarrow{x_0}$ as

$$\overrightarrow{x_0} = \overrightarrow{x} + \overrightarrow{x_1} + \dots + \overrightarrow{x_t}$$
.

The joint distribution of $\overrightarrow{v_1}, \ldots, \overrightarrow{v_t}$ is hence clearly uniform. Then each coordinate of $\overrightarrow{v_0}$ is the result of the inner product $\overrightarrow{r} \cdot \overrightarrow{x_0}$ where \overrightarrow{r} is a row of M_0 . By assumption, there exists at least one matrix M_j such that $\overrightarrow{r} \notin \operatorname{Im}(M_j^T)$. It results that $\overrightarrow{r} \cdot \overrightarrow{x_j}$ is a uniform random variable independent of $\overrightarrow{v_1}, \ldots, \overrightarrow{v_t}$ and the other coordinates of $\overrightarrow{v_0}$ (since M_0 is full-rank). Since the latter holds for all the coordinates of $\overrightarrow{x_0}$ we get overall uniformity of $(\overrightarrow{v_0} \parallel \cdots \parallel \overrightarrow{v_t})$ which concludes the proof.

Lemma 2 allows us to reduce the *t*-probing security of a standard shared circuit to a linear algebra problem. If an adversary exists that can choose the set of probes \mathcal{P}' such that the transposes of induced matrices M_1, \ldots, M_t have intersecting images, then the distribution of (v_1, \ldots, v_q) depends on (x_1, \ldots, x_N) and a perfect simulation is impossible (which means that the circuit is not probing secure). Otherwise, the tuple (v_1, \ldots, v_q) can always be simulated by a uniform distribution and the circuit is probing secure. This statement is the basis of our verification method depicted in the next section. But before introducing our verification method, we can still simplify the probing security game as shown hereafter by using Lemma 2.

Game 3. In this last game, the adversary is restricted to probe the multiplication gadgets only. Formally, \mathcal{A} returns a set of probes $\mathcal{P}' = \mathcal{P}'_r \cup \mathcal{P}'_m \cup \mathcal{P}'_a$ such that $\mathcal{P}'_r = \emptyset$ and $\mathcal{P}'_a = \emptyset$. Such a set, denoted \mathcal{P}'' is hence composed of t pairs of inputs from $\bigcup_{g \in \mathcal{G}_m} \mathcal{I}_g \times \mathcal{J}_g$. The evaluation $C([x_1], \ldots, [x_n])_{\mathcal{P}''}$ then returns a q-tuple for q = 2t. The new experiments $\mathsf{ExpReal}_3(\mathcal{A}, C)$ and $\mathsf{ExpSim}_3(\mathcal{A}, \mathcal{S}, C)$, displayed in Figure 6, each outputs a q-tuple and, as before, the simulator wins Game 3 if and only if the associated distributions are identical.

 $\mathsf{ExpReal}_3(\mathcal{A}, C)$: $\mathsf{ExpSim}_3(\mathcal{A}, \mathcal{S}, C)$: 1. $C' \leftarrow \mathsf{Flatten}(C)$ 1. $C' \leftarrow \mathsf{Flatten}(C)$ 2. $(\mathcal{P}'', x_1, \dots, x_N) \leftarrow \mathcal{A}()$ 3. $(v_1, \dots, v_q) \leftarrow \mathcal{S}(\mathcal{P}'')$ 4. Return (v_1, \dots, v_q) 2. $(\mathcal{P}'', x_1, \ldots, x_N) \leftarrow \mathcal{A}()$ 3. $[x_1] \leftarrow \mathsf{Enc}(x_1), \dots, [x_N] \leftarrow \mathsf{Enc}(x_N)$ 4. $(v_1, \ldots, v_q) \leftarrow C'([x_1], \ldots, [x_N])_{\mathcal{P}''}$ 5. Return (v_1, \ldots, v_q)

Fig. 9. Game 3.

Proposition 6. A standard shared circuit C is t-probing secure if and only if for every adversary \mathcal{A} , there exists a simulator S that wins Game 3 defined above, i.e. the random experiments $\mathsf{ExpReal}_3(\mathcal{A}, C)$ and $\operatorname{ExpSim}_{3}(\mathcal{A}, \mathcal{S}, C)$ output identical distributions.

Proof. Basically, the proof is based on the fact that probing a cross products $a_i \cdot b_j$ allows you to gain informations on the two shares a_i and b_j . The complete proof can be found in Section B of the Supplementary Material.

4 **Probing-Security Verification for Standard Shared Circuits**

In this section, we describe a formal verification method that checks whether a standard (t + 1)-shared circuit C achieves t-probing security for every $t \in \mathbb{N}$. Specifically, our tool either provides a formal proof that C is t-probing secure for every $t \in \mathbb{N}$ (where C is a standard shared circuit with sharing order t+1), or it exhibits a probing attack against C for a given t, namely it finds a set of probes \mathcal{P} (indices of wires) in the (t+1)-shared instance of C, such that $|\mathcal{P}| = t$, for which the evaluation $C([x_1], \ldots, [x_n])_{\mathcal{P}}$ cannot be simulated without some knowledge on the plain input (x_1, \ldots, x_n) .

4.1Linear Algebra Formulation

As demonstrated in the previous section, the t-probing security game for a standard (t+1)-shared circuit C can be reduced to a game where an adversary selects a set of probes \mathcal{P}'' solely pointing to input shares of the multiplication gadgets of a *flattened* circuit C'. In the following, we will denote by m the number of multiplication gadgets in C (or equivalently in C') and by $g \in [1, m]$ the index of a multiplication gadget of C. We will further denote by $[a_q]$ and $[b_q]$ the input sharings of the g-th multiplication gadget so that we have

$$[a_g] = (\overrightarrow{a_g} \cdot \overrightarrow{x_0}, \dots, \overrightarrow{a_g} \cdot \overrightarrow{x_t}) \text{ and } [b_g] = (\overrightarrow{b_g} \cdot \overrightarrow{x_0}, \dots, \overrightarrow{b_g} \cdot \overrightarrow{x_t}) , \qquad (4)$$

for some constant coefficient vectors $\overrightarrow{a_g}, \overrightarrow{b_g} \in \mathbb{F}_2^N$, recalling that $\overrightarrow{x_j}$ denotes the vector with the *j*th share

of each input sharing $[x_1], \ldots, [x_N]$. In the following, the vectors $\{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g$ are called the *operand vectors*. In Game 3, the adversary chooses t pairs of probes such that each pair points to one share of $[a_g]$ and one share of $[b_q]$ for a multiplication gadget g. Without loss of generality, the set of pairs output by the adversary can be relabelled as a set of triplet $\mathcal{P} = \{(g, j_1, j_2)\}$ where $g \in [\![1, m]\!]$ is the index of a multiplication gadget, j_1 and j_2 are share indices. For any triplet $(g, j_1, j_2) \in \mathcal{P}$ the two input shares $\overrightarrow{a_g} \cdot \overrightarrow{x_{j_1}}$ and $\overrightarrow{b_g} \cdot \overrightarrow{x_{j_2}}$ are added to the (2t)-tuple of probed variables to be simulated. This set of triplets exactly defines a sequence of t+1 matrices M_1, \ldots, M_t , defined iteratevely by adding $\overrightarrow{a_g}$ to the rows of M_{j_1} and $\overrightarrow{b_g}$ to the rows of M_{j_2} for each $(g, j_1, j_2) \in \mathcal{P}$. Equivalently, the matrix M_j is defined as

$$M_j = \operatorname{rows}(\{\overrightarrow{a_g} \; ; \; (g, j, *) \in \mathcal{P}\} \cup \{\overrightarrow{b_g} \; ; \; (g, *, j) \in \mathcal{P}\}) \;, \tag{5}$$

for every $j \in [0, t]$ where rows maps a set of vectors to the matrix with rows from this set.

Lemma 2 then implies that a probing attack on C consists of a set of probes $\mathcal{P} = \{(g, j_1, j_2)\}$ such that the transposes of the induced M_j have intersecting images. Moreover, since the total number of rows in these matrices is 2t, at least one of them has a single row \vec{w} . In particular, the image intersection can only be the span of this vector (which must match the row of all single-row matrices) and this vector belongs to the set of operand vectors $\{\vec{a_g}, \vec{b_g}\}_g$. In other words, there exists a probing attack on C if and only if a choice of probes $\mathcal{P} = \{(g, j_1, j_2)\}$ implies

$$\operatorname{Im}(M_0^T) \cap \operatorname{Im}(M_1^T) \cap \dots \cap \operatorname{Im}(M_t^T) = \langle \overrightarrow{w} \rangle .$$
(6)

for some vector $\overrightarrow{w} \in \{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g$. In that case we further say that there is a probing attack on the operand vector \overrightarrow{w} .

In the rest of this section, we describe an efficient method that given a set of vector operands $\{\vec{a_g}, \vec{b_g}\}_g$ (directly defined from a target circuit C) determines whether there exists a parameter t and a set $\mathcal{P} = \{(g, j_1, j_2)\}$ (of cardinality t) for which (6) can be satisfied. We prove that (1) if such sets \mathcal{P} exist, our method returns one of these sets, (2) if not sets is returned by our method then the underlying circuit is t-probing secure for any sharing order (t + 1).

4.2 Method Description

The proposed method loops over all the vector operands $\overrightarrow{w} \in \{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g$ and checks whether there exists a probing attack on \overrightarrow{w} (*i.e.* whether a set \mathcal{P} can be constructed that satisfies (6)).

For each $\overrightarrow{w} \in \{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g$ the verification method is iterative. It starts from a set $\mathcal{G}_1 \subseteq \llbracket 1, m \rrbracket$ defined as

$$\mathcal{G}_1 = \{g \ ; \ \overrightarrow{a_g} = \overrightarrow{w}\} \cup \{g \ ; \ \overrightarrow{b_g} = \overrightarrow{w}\} \ . \tag{7}$$

Namely \mathcal{G}_1 contains the indices of all the multiplication gadgets that have \overrightarrow{w} as vector operand. Then the set of *free vector operands* \mathcal{O}_1 is defined as

$$\mathcal{O}_1 = \{ \overrightarrow{b_g} \; ; \; \overrightarrow{a_g} = \overrightarrow{w} \} \cup \{ \overrightarrow{a_g} \; ; \; \overrightarrow{b_g} = \overrightarrow{w} \} \; . \tag{8}$$

The terminology of free vector operand comes from the following intuition: if a probing adversary spends one probe on gadget $g \in \mathcal{G}_1$ such that $\overrightarrow{a_g} = \overrightarrow{w}$ to add \overrightarrow{w} to a matrix M_j (or equivalently to get the share $\overrightarrow{w} \cdot \overrightarrow{x_j}$), then she can also add $\overrightarrow{b_g}$ to another matrix $M_{j'}$ (or equivalently get the share $\overrightarrow{b_g} \cdot \overrightarrow{x_{j'}}$) for free. The adversary can then combine several free vector operands to make $\overrightarrow{w} \in \text{Im}(M_{j'}^T)$ occur without directly adding \overrightarrow{w} to $M_{j'}$ (or equivalently without directly probing $\overrightarrow{w} \cdot \overrightarrow{x_{j'}}$). This is possible if and only if $\overrightarrow{w} \in \langle \mathcal{O}_1 \rangle$.

The free vector operands can also be combined with the operands of further multiplications to generate a probing attack on \vec{w} . To capture such higher-degree combinations, we define the sequences of sets $(\mathcal{G}_i)_i$ and $(\mathcal{O}_i)_i$ as follows:

$$\mathcal{G}_{i+1} = \{g \; ; \; \overrightarrow{a_g} \in \overrightarrow{w} + \langle \mathcal{O}_i \rangle \} \cup \{g \; ; \; \overrightarrow{b_g} \in \overrightarrow{w} + \langle \mathcal{O}_i \rangle \} \; , \tag{9}$$

and

$$\mathcal{O}_{i+1} = \{ \overrightarrow{b_g} \; ; \; \overrightarrow{a_g} \in \overrightarrow{w} + \langle \mathcal{O}_i \rangle \} \cup \{ \overrightarrow{a_g} \; ; \; \overrightarrow{b_g} \in \overrightarrow{w} + \langle \mathcal{O}_i \rangle \} \; . \tag{10}$$

for every $i \geq 1$. The rough idea of this iterative construction is the following: if at step i + 1 a probing adversary spends one probe on gadget $g \in \mathcal{G}_{i+1}$ such that $\overrightarrow{a_g} \in \overrightarrow{w} + \langle \mathcal{O}_i \rangle$, then she can add $\overrightarrow{a_g}$ together with some free vector operands of previous steps to M_j in order to get $\overrightarrow{w} \in \text{Im}(M_j^T)$. Then she can also add $\overrightarrow{b_g}$ to another matrix $M_{j'}$, making $\overrightarrow{b_g}$ a new free vector operand of step i + 1.

Based on these definitions, our method iterates the construction of the sets \mathcal{G}_i and \mathcal{O}_i . At setp *i*, two possible stop conditions are tested:

- 1. if $\mathcal{G}_i = \mathcal{G}_{i-1}$, then there is no probing attack on \vec{w} , the method stops the iteration on \vec{w} and continues with the next element in the set of vector operands;
- 2. if $\vec{w} \in \langle \mathcal{O}_i \rangle$, then there is a probing attack on \vec{w} , the method stops and returns True (with \vec{w} and the sequence of sets $(\mathcal{G}_i, \mathcal{O}_i)_i$ as proof);

The method returns **True** if there exists a concrete probing attack on a vector $\vec{w} \in \{\vec{a_g}, \vec{b_g}\}_g$ for a certain sharing order t + 1. Otherwise, it will eventually stops with vector operand \vec{w} since the number of multiplications is finite and since $\mathcal{G}_i \subseteq \mathcal{G}_{i+1}$ for every $i \ge 1$. When all the possible vector operands have been tested without finding a probing attack, the method returns **False**. Algorithm 1 hereafter gives a pseudocode of our method where **NextSets** denotes the procedure that computes $(\mathcal{G}_{i+1}, \mathcal{O}_{i+1})$ from $(\mathcal{G}_i, \mathcal{O}_i)$.

Algorithm 1 Search probing attack

Input: A set of vector operands $\{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g$ **Output:** True if there is probing attack on some $\overrightarrow{w} \in \{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g$ and False otherwise 1. for all $\overrightarrow{w} \in \{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g$ do $(\mathcal{G}_1, \mathcal{O}_1) \leftarrow \mathsf{NextSets}(\emptyset, \emptyset, \{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g, \overrightarrow{w})$ 2.if $\overrightarrow{w} \in \langle \mathcal{O}_1
angle$ then return True 3. for i = 1 to m do 4. $(\mathcal{G}_{i+1}, \mathcal{O}_{i+1}) \leftarrow \mathsf{NextSets}(\mathcal{G}_i, \mathcal{O}_i, \{\overrightarrow{a_g}, \overrightarrow{b_g}\}_g, \overrightarrow{w})$ if $\mathcal{G}_{i+1} = \mathcal{G}_i$ then break 5. 6. if $\overrightarrow{w} \in \langle \mathcal{O}_i \rangle$ then return True 7. end for 8. 9. end for 10. return False

In the rest of the section we first give some toy examples to illustrate our methods and then provides a proof of its correctness.

4.3 Toy Examples

Two examples are provided hereafter to illustrate our iterative method in the absence then in the presence of a probing attack.

In the very simple example of Figure 1, two variables are manipulated in multiplications in the circuit $C: \vec{w}_1 = \vec{x}_1$ and $\vec{w}_2 = \vec{x}_1 + \vec{x}_2$. The set of multiplications \mathcal{G} is of cardinal one since it only contains one multiplication (\vec{w}_1, \vec{w}_2) . Following the number of variables, the method proceeds at most in two steps:

- 1. As depicted in Algorithm 1, the method first determines whether there exists a probing attack on \vec{w}_1 . In this purpose, a first set \mathcal{G}_1 is built, such that $\mathcal{G}_1 = (\vec{w}_1, \vec{w}_2)$ and $\mathcal{O}_1 = \vec{w}_2$. Since $\mathcal{G}_1 \neq \emptyset$ and $\vec{w}_1 \neq \vec{w}_2$, then a second set must be built. However, there is no multiplication left, that is $\mathcal{G}_2 = \mathcal{G}_1$ and so there is no attack on \vec{w}_1 .
- 2. The method then focuses on \vec{w}_2 . In this purpose, a dedicated set \mathcal{G}_1 is built, such that $\mathcal{G}_1 = (\vec{w}_2, \vec{w}_1)$ and $\mathcal{O}_1 = \vec{w}_1$. Since $\mathcal{G}_1 \neq \emptyset$ and $\vec{w}_2 \neq \vec{w}_1$, then a second set must be built. However, there is no multiplication left, that is $\mathcal{G}_2 = \mathcal{G}_1$ and so there is no attack on \vec{w}_2 either. Since there is no input variable left, the method returns False, which means that there is no possible probing attack on this circuit.

Figure 10 provides a second Boolean circuit. It manipulates five variables \vec{w}_i as operands of multiplication gadgets: $\vec{w}_1 = \vec{x}_1, \vec{w}_2 = \vec{x}_2, \vec{w}_3 = \vec{x}_3, \vec{w}_4 = \vec{x}_1 + \vec{x}_2$, and $\vec{w}_5 = \vec{x}_2 + \vec{x}_3$. The set of multiplications \mathcal{G} is of cardinal three with $(\vec{w}_1, \vec{w}_2), (\vec{w}_4, \vec{w}_5)$, and (\vec{w}_3, \vec{w}_4) . Following the number of variables, the method proceeds at most in five steps:

- 1. The method first determines whether there exists a probing attack on \vec{w}_1 . In this purpose, a first set \mathcal{G}_1 is built, such that $\mathcal{G}_1 = (\vec{w}_1, \vec{w}_2)$ and $\mathcal{O}_1 = \vec{w}_2$. Since $\mathcal{G}_1 \neq \emptyset$ and $\vec{w}_1 \neq \vec{w}_2$, then a second set must be built. $\mathcal{G}_2 = \mathcal{G}_1 \cup \{(\vec{w}_4, \vec{w}_5), (\vec{w}_4, \vec{w}_3)\}$ since $\vec{w}_4 = \vec{w}_1 + \vec{w}_2$. However, $\vec{w}_1 \notin \mathcal{O}_2 (= \langle \vec{w}_2, \vec{w}_3, \vec{w}_5 \rangle)$, so a third set must be built. Since there is no multiplication left, that is $\mathcal{G}_3 = \mathcal{G}_2$, there is no attack on \vec{w}_1 .
- 2. The method then focuses on \vec{w}_2 . In this purpose, a dedicated set \mathcal{G}_1 is built, such that $\mathcal{G}_1 = (\vec{w}_2, \vec{w}_1)$ and $\mathcal{O}_1 = \vec{w}_1$. Since $\mathcal{G}_1 \neq \emptyset$ and $\vec{w}_2 \neq \vec{w}_1$, then a second set must be built. $\mathcal{G}_2 = \mathcal{G}_1 \cup \{(\vec{w}_4, \vec{w}_5), (\vec{w}_4, \vec{w}_3)\}$ since $\vec{w}_4 = \vec{w}_2 + \vec{w}_1$. And in that case, $\vec{w}_2 \in \mathcal{O}_2(= \langle \vec{w}_1, \vec{w}_3, \vec{w}_5 \rangle)$ since $\vec{w}_2 = \vec{w}_3 + \vec{w}_5$. Thus the method returns **True** and there exists an attack on $\vec{w}_2 = \vec{x}_2$ for some masking order t.



Fig. 10. Graph representation of a second Boolean circuit.

4.4 **Proof of Correctness**

This section provides a proof of correctness of the method. This proof is organized in two propositions which are based on some invariants in Algorithm 1. The first proposition shows that if the method returns **True** for some operand vector \vec{w} and corresponding sets $(\mathcal{G}_i, \mathcal{O}_i)$ then there exists a probing attack on \vec{w} (*i.e.* a set \mathcal{P} can be constructed that satisfies (6)). The second proposition shows that if the method returns **False** then there exists no probing attack for any \vec{w} , namely the underlying circuit is probing secure for any masking order.

Proposition 7. For every $i \in \mathbb{N}$, if $\overrightarrow{w} \in \langle \mathcal{O}_i \rangle$ then there exists $t \in \mathbb{N}$ and $\mathcal{P} = \{(g, j_1, j_2)\}$ with $|\mathcal{P}| = t$ implying $\bigcap_{j=0}^t \operatorname{Im}(M_j^T) = \overrightarrow{w}$.

Proposition 8. Let i > 1 such that $\mathcal{G}_1 \subset \cdots \subset \mathcal{G}_{i-1} = \mathcal{G}_i$ and $\overrightarrow{w} \notin \langle \mathcal{O}_i \rangle$. Then for any $t \in \mathbb{N}$ and $\mathcal{P} = \{(g, j_1, j_2)\}$ with $|\mathcal{P}| = t$ we have $\overrightarrow{w} \notin \bigcap_{i=0}^t \operatorname{Im}(M_i^T)$.

Proofs of Propositions 7 and 8 are available in Section C of the supplementary material.

4.5 Towards Efficient Construction of Tight t-Private Circuits

Our formal verification method exactly reveals all the *t*-probing attacks on standard shared circuits. A sound countermeasure to counteract these attacks is the use of refresh gadgets. We discuss here how to transform a flawed standard shared circuit into a *t*-private circuit with exactly the minimum number of refresh gadgets.

In a first attempt, we easily show that refreshing the left operands of each multiplication in C is enough to provide t-probing security.

Proposition 9. A standard shared circuit C augmented with t-SNI refresh gadgets operating on the left operand of each multiplication gadget is t-probing secure.

In a second attempt, we need to slightly modify Algorithm 1 so that it conducts an analysis on all the possible operands in order to return a complete list of the flawed ones. So far, it stops at the first flaw. With such a list for a standard shared circuit, we can show that refreshing only the flawed operands is enough to provide *t*-probing security.

Proposition 10. A standard shared circuit C augmented with t-SNI refresh gadgets operating on each flawed operand, as revealed by our method, of its multiplication gadgets is t-probing secure.

Proofs of these propositions are available in Section C of the supplementary material.

Propositions 9 and 10 provide an upper bound of the required number of refresh gadgets in a standard shared circuit to achieve probing security at any order t. If we denote by m the number of multiplications in a standard shared circuit C and by o the number of flawed operands returned by our method, then C is to be augmented of at most $r = \min(m, o)$ refresh gadgets to achieve probing security at any order t. Given this upper bound, an iterative number of refresh gadgets from 1 to r can be inserted at each location in C in order to exhibit a tight private circuit with a minimum number of refresh gadgets.

5 Further Steps

Now that we are able to exactly determine the *t*-probing security of standard shared circuits, a natural follow-up consists in studying the *t*-probing security of their composition. In a first part, we establish several compositional properties, and then we show how they apply to the widely deployed SPN-based block ciphers. We eventually discuss the extension of our results to generic shared circuits.

5.1**Generic Composition**

This section is dedicated to the statement of new compositional properties on tight private circuits. In a first attempt, we show that the composition of a t-private circuit whose outputs coincide with the outputs of t-SNI gadgets with another t-private circuit is still a t-private circuit.

Proposition 11. Let us consider a standard shared circuit C composed of two sequential circuits:

- a t-probing secure circuit C_1 whose outputs are all outputs of t-SNI gadgets,
- a t-probing secure circuit C_2 whose inputs are C_1 's outputs.

Then, $C = C_2 \circ C_1$ is t-probing secure.

Proof. As the outputs of the first circuit C_1 are the outputs t-SNI gadgets, we get from Lemma 1 that the input encodings of C_1 and the input encodings of C_2 are independent and uniformly distributed. Then, the proof is straightforward from Proposition 5. Basically, the analysis of C's t-probing security can be equivalently reduced to the analysis of the t-probing security of $C' = \mathsf{Flatten}(C)$ in which each output of a t-SNI gadget is replaced by a fresh new input sharing of the corresponding value in the rest of the circuit, *i.e.* C_2 . As a consequence, C is t-probing secure if and only if both C_1 and C_2 are t-probing secure, which is correct by assumption.

In a second attempt, we establish the secure composition of a standard shared circuit that implements a (shared) linear surjective transformation through several sharewise addition gadgets, that we refer to as a *t*-linear surjective circuit, and a standard *t*-probing circuit.

Proposition 12. Let us consider a standard shared circuit C composed of two sequential circuits:

- a t-linear surjective circuit C_1 , exclusively composed of sharewise additions,
- a t-probing secure circuit C_2 whose inputs are C_1 's outputs.

Then, $C = C_2 \circ C_1$ is t-probing secure.

Proof. We consider a standard shared circuit C with input $\vec{x} = (x_1, \ldots, x_n)$ composed of a t-linear surjective circuit C_1 as input to a *t*-probing secure circuit C_2 . We denote by $\vec{y} = (y_1, \ldots, y_{n'})$ the set of C_1 's outputs, or equivalently the set of C_2 's inputs. From Proposition 6, the t-probing security of C can be reduced to the *t*-probing security of circuit $C' = \mathsf{Flatten}(C)$ for probes restricted to the multiplications' operands. In our context, C_1 is exclusively composed of sharewise additions, so the probes are restricted to C_2 . From Lemma 2, any set of probed variables on C_2 's multiplications operands (v_1, \ldots, v_q) can be written as the concatenation of the t + 1 vectors

$$\overrightarrow{v_0} = M_0 \cdot \overrightarrow{y_0} , \quad \overrightarrow{v_1} = M_1 \cdot \overrightarrow{y_1} , \quad \dots \quad \overrightarrow{v_t} = M_t \cdot \overrightarrow{y_t} ,$$

$$\operatorname{Im}(M_0^T) \cap \operatorname{Im}(M_1^T) \cap \dots \cap \operatorname{Im}(M_t^T) = \emptyset . \tag{11}$$

where

on

To achieve global *t*-probing security for
$$C$$
, we need to achieve a null intersection for matrices that apply
on C 's inputs instead of C_2 's inputs. As C_1 implements a linear surjective transformation f , there exists
a matrix M_f of rank n' such that

$$\forall \ 0 \le i \le t, \quad \overrightarrow{y_i} = M_f \cdot \overrightarrow{x_i}.$$

As a consequence, any set of probes (v_1, \ldots, v_q) in C' as defined in Game 3 can equivalently be rewritten as the concatenation of the t + 1 vectors

$$\overrightarrow{v_0} = M_0 \cdot M_f \cdot \overrightarrow{x_0} , \quad \overrightarrow{v_1} = M_1 \cdot M_f \cdot \overrightarrow{x_1} , \quad \dots \quad \overrightarrow{v_t} = M_t \cdot M_f \cdot \overrightarrow{x_t}.$$

By contradiction, let us assume that

$$\operatorname{Im}(M_f^T \cdot M_0^T) \cap \operatorname{Im}(M_f^T \cdot M_1^T) \cap \dots \cap \operatorname{Im}(M_f^T \cdot M_t^T) \neq \emptyset,$$

that is, there exists a non-null vector \overrightarrow{w} such that

 $\overrightarrow{w} \in \operatorname{Im}(M_f^T \cdot M_0^T) \cap \operatorname{Im}(M_f^T \cdot M_1^T) \cap \dots \cap \operatorname{Im}(M_f^T \cdot M_t^T).$

Equivalently, there exists $\overrightarrow{z_0}, \overrightarrow{z_1}, \ldots, \overrightarrow{z_t}$ such that

$$\overrightarrow{w} = M_f^T \cdot M_0^T \cdot \overrightarrow{z_0} = M_f^T \cdot M_1^T \cdot \overrightarrow{z_1} = \ldots = M_f^T \cdot M_1^T \cdot \overrightarrow{z_t}.$$

From Equation (11), there exists at least two distinct indices i and j in $\{0, \ldots, t\}$, such that

$$M_i^T \cdot \overrightarrow{z_i} \neq M_j^T \cdot \overrightarrow{z_j}.$$

As $\overrightarrow{w} = M_f^T \cdot M_i^T \cdot \overrightarrow{z_i} = M_f^T \cdot M_j^T \cdot \overrightarrow{z_j}$, the difference $M_i^T \cdot \overrightarrow{z_i} - M_j^T \cdot \overrightarrow{z_j}$ belongs to M_f^T 's kernel. But from the surjective property of M_f , M_f^T has full column rank n', and thus a null kernel:

$$\dim(\operatorname{Ker}(M_f^T)) = n' - \dim(\operatorname{Im}(M_f^T)) = 0.$$

As a consequence, $M_i^T \cdot \overrightarrow{z_i} - M_j^T \cdot \overrightarrow{z_j} = 0$ and since $M_i^T \cdot \overrightarrow{z_i} \neq M_j^T \cdot \overrightarrow{z_j}$ we have a contradiction which completes the proof.

Eventually, we claim that two t-private circuits on independent encodings form a t-private circuit as well.

Proposition 13. Let us consider a standard shared circuit C composed of two parallel t-probing secure circuits which operate on independent input sharings. Then, $C = C_1 || C_2$ is t-probing secure.

Proof. As the input sharings are independent, the result is straightforward from Lemma 2. \Box

5.2 Application to SPN-Based Block Ciphers

A SPN-based block cipher is a permutation which takes as inputs a key k in $\{0, 1\}^{\kappa}$ and a plaintext p in $\{0, 1\}^n$ and outputs a ciphertext c in $\{0, 1\}^n$, where n and κ are integers. As illustrated in Figure 14 in Appendix D, it is defined by successive calls to a round function and by an optional expansion algorithm KS. The round function is a combination of a non linear permutation S and a linear permutation L.

Proposition 14. Let C be a standard shared circuit implementing an SPN block cipher as pictured in Figure 14. And let C_S and C_{KS} be the standard shared (sub-)circuits implementing S and KS respectively. If both conditions

- 1. C_S 's and C_{KS} 's outputs are t-SNI gadgets' outputs,
- 2. C_S and C_{KS} are t-probing secure (for any sharing order t + 1),

are fulfilled, then C is also t-probing secure.

Note that if S's and KS's outputs are not t-SNI gadgets' outputs, then the linear surjective circuit can be extended to the last t-SNI gadgets' outputs of these circuits without loss of generality.

Proof. As S and KS are t-probing secure, it follows from Proposition 13, that when implemented in parallel on independent input encodings, their composition is t-probing secure as well. Then, as the output of their composition matches the outputs of t-SNI gadgets, then they can be sequentially composed with a t-probing secure circuit from Proposition 11. Finally, the composition of linear surjective circuits with t-probing secure circuits is ensured by Proposition 12, which completes the proof.

5.3 Extension to Generic Shared Circuits

We discuss hereafter two straightforward extensions of our work. Namely some constraints on gadgets that compose the standard shared circuits can be relaxed, and the considered circuit can easily be extended to work on larger finite fields.

On Standard Shared Circuits. The method presented in this paper through Sections 3 and 4 aims to accurately establish the *t*-probing security of a *standard shared circuit* for any sharing order t + 1. Namely, it is restricted to Boolean shared circuits exclusively composed of ISW-multiplication gadgets, ISW-refresh gadgets, and sharewise addition gadgets. While the assumption on addition gadgets is quite natural, the restrictions made on the multiplication and refresh gadgets can be relaxed. The reduction demonstrated in Section 3 only expects the refresh gadgets to be *t*-SNI secure to ensure the equivalence between Game 1 and the initial *t*-probing security game. Afterwards, *t*-probing security is equivalently evaluated on a corresponding *flattened* circuit with probes on multiplications' operands only. Therefore, there is no restriction on the choice of refresh gadgets but their *t*-SNI security. While multiplication gadgets are also expected to be *t*-SNI secure for the equivalence between Game 1 and the initial *t*-probing security for the equivalence between Game 1 and the choice of refresh gadgets but their *t*-SNI security. While multiplication

security game to hold, this feature is not enough. To prove this equivalence, multiplication gadgets are also expected to compute intermediate products between every share of their first operand and every share of their second operand. Otherwise, our method could still establish the probing security of a circuit, but not in a tight manner, meaning that security under Game 3 would imply probing security but insecurity under Game 3 would not imply insecurity w.r.t. the original probing insecurity notion. Our method would hence allowed false negatives, as state-of-the-art methods currently do. Beyond the advantages of providing an exact method, this restriction is not very constraining since not only the widely deployed ISW-multiplication gadgets but also the large majority of existing multiplication gadgets achieve this property.

On Circuits on Larger Fields. Since ISW-multiplication gadgets and ISW-refresh gadgets can straightforwardly be extended to larger fields our reduction and verification method could easily be extended to circuits working on larger fields.

6 Application

Following the results presented in previous sections, we developed a tool in sage that takes as input a standard shared circuit and determines whether or not it is *t*-probing secure with Algorithm 1. Specifically, the standard shared circuit given as input to the tool is expressed as a set of instructions (XOR, AND, NOT, REFRESH) with operands as indices of either shared input values or shared outputs of previous instructions. Namely, the XOR instructions are interpreted as sharewise addition gadgets of fan-in 2, the NOT instructions as sharewise addition gadgets of fan-in 1 with the constant shared input $(1, 0, \ldots, 0)$, the AND instructions as ISW-multiplication gadgets of fan-in 2, and the REFRESH instructions as ISW-refresh gadgets of fan-in 1. As an application, we experimented our tool on several standard shared circuits. First, we analyzed the *t*-probing security of the Securit from [5] and compared the result with what the maskComp tool produces. Additionally, we studied the impact of our tool to practical implementations (for both the randomness usage and the performance implications).

6.1 Application to Section 4 Examples

In order to have some sanity checks of our new method on simple standard shared circuits, we applied our tool to the examples given in Section 4, namely the standard shared circuits depicted in Figure 1 and Figure 10. Specifically, we first translated the two standard shared circuits into a list of instructions that is given to our tool. For each circuit, the first instruction gives the number of shared inputs. Then, each of the following instruction matches one of the four possible operations among XOR, AND, NOT, and REFRESH together with the indices of the corresponding one or two operands. The output of each such operation is then represented by the first unused index. At the end, from the generated list of instructions the tool derives a list of pairs of operands, namely the inputs to the multiplications in the circuit. Finally, Algorithm 1 is evaluated on the obtained list of operands.



Fig. 11. New method applied on example 1.

The first example is based on a standard shared circuit that takes 2 shared inputs and then performs two operations, namely a sharewise addition (XOR) and an ISW-multiplication (AND). The AND instruction

takes two inputs, namely the output of the XOR and one of the two inputs of the circuit, which means that there is only two possible target vectors for an attack to be mounted. They are displayed in the list list_comb. For both these two vectors successively displayed with variable comb, the tool generates their respective sets \mathcal{G}_1 and \mathcal{O}_1 , as defined in Section 4. Then since \mathcal{G}_2 is equal to \mathcal{G}_1 for both vectors, the tool outputs that no attack could be found. The circuit is thus *t*-probing secure. The complete process is described in Figure 11.

The second example is based on a standard shared circuit that takes 3 shared inputs and then performs 5 operations, namely 2 sharewise additions (XOR) and 3 ISW-multiplications (AND). The three AND instructions take five distinct inputs, which means that there are five possible target vectors for an attack to be mounted. For the two first target vectors, no attack could be found as the tool expressed all the multiplications in the circuit with two sets \mathcal{G}_1 and \mathcal{G}_2 without finding any attack. For the third target vector, after the construction of \mathcal{G}_2 an attack was found as the target vector belonged to the span of the set \mathcal{O}_2 . The complete process is described in Figure 12. Moreover, we verified that by adding a refresh gadget on the operand on which our tool find an attack prior to the multiplication where it is used, the tool is not able any more to find an attack on the new circuit for this example. The results can be find in Figure 15 of Appendix E.



Fig. 12. New method applied on example 2.

6.2 Application to AES s-box

At Eurocrypt 2017, Goudarzi and Rivain [13] proposed an efficient software implementation of the s-box of the AES for higher-order masking. Based on the Boolean circuit of Boyer *et al.* [5], their implementation evaluates the s-box on a state under bitslice representation with only 32 AND gates. In order to be *t*-probing secure without doubling the number of shares in the encoding of sensitive variables, a conservative choice was made to add a refresh gadget prior to each multiplication. As explained in Section 1, a major drawback of such conservative approach is the performance overhead induced by the number of calls to refresh gadgets due to the randomness usage.

In order to obtain efficient implementations of the AES s-box and to be tight on the number of randomness requirement, we have applied our tool to the circuit of the s-box reordered by Goudarzi and Rivain without any refreshing gadget. Interestingly, we obtained that no attack can be found for any masking order. More precisely, the tool first identified 36 distinct target vectors out of the 64 possible operands of multiplication gadgets (it can be easily checked on the circuit found in Section 6 of [13]). For each of the 36 target vectors, the corresponding set \mathcal{G}_1 is constructed. Then, for every variable the algorithm stops as the respective sets \mathcal{G}_2 are always equal to the respective sets \mathcal{G}_1 . The complete report of the tool results can be found in Table 2 of Appendix F. In the first and third columns of Table 2, the expressions of the target vectors as linear combinations of input variables or multiplications input are given and in the second and fourth columns, the corresponding sets \mathcal{G}_1 are displayed, all in hexadecimal form.

To prove the security of the AES s-box circuit, our tool took only 427 ms. This speed is mainly due to the fact that for each possible target variable, only the set \mathcal{G}_1 is computed. For comparison, we looked

at the time taken by the maskVerif tool of [1]. For a masking order t = 2, maskVerif found no attack in 35.9 sec and for t = 3 in approximately 10 hours.



Fig. 13. Timings of a *t*-probing secure AES s-box implementation.

For the sake of comparison, we also applied the maskComp tool on the same circuit. We obtained that maskComp adds refresh gadgets prior to each multiplication in the circuit, transforming it into a new t-NI secure circuit. Since our tool has shown that the circuit is t-probing secure with no refresh gadgets, adding those refresh gadgets implies an overhead in the t-probing security that can lead to less efficient practical implementations. As an illustration, we have implemented the AES s-box circuit in bitslice for a generic masking order to see the impact in performances between a full refresh approach (*i.e.* the conservative choice of Goudarzi and Rivain and the result of maskComp) and a no refresh approach (our new tool). Each of this two approaches produces a circuit that is at least t-probing secure for any masking order tand that is securely composable with other circuits (since maskComp produce a t-NI circuit and from the result of Section 5. To be consistent with the state of the art, the randomness in our implementations can be obtained from a TRNG with two different settings: a first setting with a *free* TRNG that outputs fresh randomness every 10 clock cycles (as in [13]) and a second setting with a constrained TRNG that outputs fresh randomness every 80 clock cycles (as in [15]). The performance results can be found in Table 1. For both approaches, the number of refresh gadgets used and the number of randomness needed are displayed. Then, the timing in clock cycles for both settings are shown. We can see that our tool allows to divide by 2 the number of required randomness and benefits from an asymptotic gain of up to 43% in speed. The comparison of the timings for several masking orders are depicted in Figure 13.

	Nb. of Refresh	Nb. of Random	Timing (Set. 1)	Timing (Set. 2)
[13]	32	32t(t-1)	$408t^2 + 928t + 1262$	$1864t^2 - 528t + 1262$
this paper	0	16t(t-1)	$295.5t^2 + 905.5t + 872$	$1069t^2 + 132t + 872$

Table 1. Performance results of the implementation AES s-box depending on the number of refresh gadgets.

Acknowledgments

We would like to thank François-Xavier Standaert and Gaëtan Cassiers for their in-depth review and helpful comments.

References

- G. Barthe, S. Belaïd, F. Dupressoir, P.-A. Fouque, B. Grégoire, and P.-Y. Strub. Verified proofs of higherorder masking. In E. Oswald and M. Fischlin, editors, *EUROCRYPT 2015, Part I*, volume 9056 of *LNCS*, pages 457–485. Springer, Heidelberg, Apr. 2015.
- G. Barthe, S. Belaïd, F. Dupressoir, P.-A. Fouque, B. Grégoire, P.-Y. Strub, and R. Zucchini. Strong noninterference and type-directed higher-order masking. In E. R. Weippl, S. Katzenbeisser, C. Kruegel, A. C. Myers, and S. Halevi, editors, ACM CCS 16, pages 116–129. ACM Press, Oct. 2016.
- G. Barthe, S. Belaïd, T. Espitau, P. Fouque, B. Grégoire, M. Rossi, and M. Tibouchi. Masking the GLP lattice-based signature scheme at any order. In Advances in Cryptology - EUROCRYPT 2018 - 37th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Tel Aviv, Israel, April 29 - May 3, 2018 Proceedings, Part II, pages 354–384, 2018.
- 4. R. Bloem, H. Groß, R. Iusupov, B. Könighofer, S. Mangard, and J. Winter. Formal verification of masked hardware implementations in the presence of glitches. In Advances in Cryptology - EUROCRYPT 2018 -37th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Tel Aviv, Israel, April 29 - May 3, 2018 Proceedings, Part II, pages 321–353, 2018.
- 5. J. Boyar, P. Matthews, and R. Peralta. Logic minimization techniques with applications to cryptology. *Journal of Cryptology*, 26(2):280–312, Apr. 2013.
- E. Brier, C. Clavier, and F. Olivier. Correlation power analysis with a leakage model. In M. Joye and J.-J. Quisquater, editors, CHES 2004, volume 3156 of LNCS, pages 16–29. Springer, Heidelberg, Aug. 2004.
- S. Chari, C. S. Jutla, J. R. Rao, and P. Rohatgi. Towards sound approaches to counteract power-analysis attacks. In M. J. Wiener, editor, *CRYPTO'99*, volume 1666 of *LNCS*, pages 398–412. Springer, Heidelberg, Aug. 1999.
- 8. J.-S. Coron. Formal verification of side-channel countermeasures via elementary circuit transformations. Cryptology ePrint Archive, Report 2017/879, 2017. http://eprint.iacr.org/2017/879.
- J.-S. Coron, E. Prouff, M. Rivain, and T. Roche. Higher-order side channel security and mask refreshing. In S. Moriai, editor, *FSE 2013*, volume 8424 of *LNCS*, pages 410–424. Springer, Heidelberg, Mar. 2014.
- 10. J.-S. Coron, F. Rondepierre, and R. Zeitoun. High order masking of look-up tables with common shares. Cryptology ePrint Archive, Report 2017/271, 2017. http://eprint.iacr.org/2017/271.
- A. Duc, S. Dziembowski, and S. Faust. Unifying leakage models: From probing attacks to noisy leakage. In P. Q. Nguyen and E. Oswald, editors, *EUROCRYPT 2014*, volume 8441 of *LNCS*, pages 423–440. Springer, Heidelberg, May 2014.
- L. Goubin and J. Patarin. DES and differential power analysis (the "duplication" method). In Çetin Kaya. Koç and C. Paar, editors, *CHES'99*, volume 1717 of *LNCS*, pages 158–172. Springer, Heidelberg, Aug. 1999.
- D. Goudarzi and M. Rivain. How fast can higher-order masking be in software? In J. Coron and J. B. Nielsen, editors, *EUROCRYPT 2017, Part I*, volume 10210 of *LNCS*, pages 567–597. Springer, Heidelberg, May 2017.
- 14. Y. Ishai, A. Sahai, and D. Wagner. Private circuits: Securing hardware against probing attacks. In D. Boneh, editor, *CRYPTO 2003*, volume 2729 of *LNCS*, pages 463–481. Springer, Heidelberg, Aug. 2003.
- A. Journault and F.-X. Standaert. Very high order masking: Efficient implementation and security evaluation. In W. Fischer and N. Homma, editors, *CHES 2017*, volume 10529 of *LNCS*, pages 623–643. Springer, Heidelberg, Sept. 2017.
- 16. T. S. Messerges. Using second-order power analysis to attack DPA resistant software. In Çetin Kaya. Koç and C. Paar, editors, *CHES 2000*, volume 1965 of *LNCS*, pages 238–251. Springer, Heidelberg, Aug. 2000.
- 17. S. Micali and L. Reyzin. Physically observable cryptography (extended abstract). In M. Naor, editor, *TCC 2004*, volume 2951 of *LNCS*, pages 278–296. Springer, Heidelberg, Feb. 2004.
- E. Prouff and M. Rivain. Masking against side-channel attacks: A formal security proof. In T. Johansson and P. Q. Nguyen, editors, *EUROCRYPT 2013*, volume 7881 of *LNCS*, pages 142–159. Springer, Heidelberg, May 2013.
- M. Rivain and E. Prouff. Provably secure higher-order masking of AES. In S. Mangard and F.-X. Standaert, editors, CHES 2010, volume 6225 of LNCS, pages 413–427. Springer, Heidelberg, Aug. 2010.
- 20. R. Zhang, S. Qiu, and Y. Zhou. Further improving efficiency of higher order masking schemes by decreasing randomness complexity. *IEEE Trans. Information Forensics and Security*, 12(11):2590–2598, 2017.

Supplementary material

A Proof of Lemma 1

Proof. Let $\mathcal{I} \subseteq \{0, 1, \ldots, t\}$ such that $|\mathcal{I}| = t$. From Definition 3, consider an adversary \mathcal{A} which outputs a set of probes \mathcal{P} matching the output shares $[y]_{\mathcal{I}}$. The *t*-SNI property implies that there exists an algorithm \mathcal{S} performing a perfect simulation of $[y]_{\mathcal{I}}$ independently of $[x_1], \ldots, [x_n]$, that is

$$P([x_1], \dots, [x_n], [y]_{\mathcal{I}}) = P([x_1], \dots, [x_n]) \cdot P([y]_{\mathcal{I}}) .$$
(12)

Moreover, since for a given $y = f(x_1, \ldots, x_n)$, the sharing [y] is perfectly defined by $[y]_{\mathcal{I}}$, the above rewrites

$$P([x_1], \dots, [x_n], [y]) = P([x_1], \dots, [x_n]) \cdot P([y]) , \qquad (13)$$

which implies the mutual independence between [y] and $[x_1], \ldots, [x_n]$.

Let us now show that [y] is a uniform sharing *i.e.* the *t*-tuple $[y]_{\mathcal{I}}$ is uniformly distributed over \mathbb{F}_2^t , for any $\mathcal{I} \subseteq \{0, 1, \ldots, t\}$ such that $|\mathcal{I}| = t$. We proceed by contradiction: we assume that [y] is not a uniform sharing and then show that *C* cannot be *t*-SNI. If [y] is not a uniform sharing, then the *t*-tuple $[y]_{\mathcal{I}}$ is not uniformly distributed over \mathbb{F}_2^t . This implies that there exists a set $\mathcal{J} \subseteq \mathcal{I}$ with $\mathcal{J} \neq \emptyset$ such that the sum $\sum_{i \in \mathcal{J}} y_i$ is not uniformly distributed over \mathbb{F}_2 . Then for any $y \in \mathbb{F}_2$, we have

$$\sum_{i \in [0,t] \setminus \mathcal{J}} y_i + \sum_{i \in \mathcal{J}} y_i = y , \qquad (14)$$

which implies that both $[y]_{\mathcal{J}}$ and $[y]_{[0,t]\setminus\mathcal{J}}$ are not uniformly distributed and statistically dependent on y. This implies that the tuple $[y]_{\mathcal{J}}$ cannot be perfectly simulated independently of y which contradicts the *t*-SNI property.

B Proof of Section 3

B.1 Proof of the reduction from Game 0 to Game 1

We first show:

$$\forall \mathcal{A}_1, \exists \mathcal{S}_1 \text{ wins Game } 1 \Rightarrow \forall \mathcal{A}_0, \exists \mathcal{S}_0 \text{ wins the } t\text{-probing security game}$$
(15)

Let us consider an adversary \mathcal{A}_0 that outputs some values $x_1, \ldots, x_n \in \mathbb{F}_2$ and a set of probes \mathcal{P} . By definition, \mathcal{P} can be partitioned into three subsets of probes, *i.e.* $\mathcal{P} = \mathcal{P}_a \cup \mathcal{P}_r \cup \mathcal{P}_m$, where \mathcal{P}_a represents the probes on addition gadgets, \mathcal{P}_r the probes on refresh gadgets, and \mathcal{P}_m the probes on multiplication gadgets. Let us denote by $\mathcal{P}_r^{(g)} \subseteq \mathcal{P}_r$ (resp. $\mathcal{P}_m^{(g)} \subseteq \mathcal{P}_m$) the set of probes that point to the wires of the refresh gadget of index $g \in \mathcal{G}_r$ (resp. the multiplication gadget of index $g \in \mathcal{G}_m$). The *t*-SNI property of the refresh and multiplication gadgets (see Definition 3) implies that:

- For every $g \in \mathcal{G}_r$, there exists a simulator $\mathcal{S}_{\mathsf{SNI}}^{(g)}$ that given the set of probes $\mathcal{P}_r^{(g)}$ (on the internal wires of gadget g), outputs a set of probes $\mathcal{P}_r^{(g)} \subseteq \mathcal{I}_g$ (on the input shares of gadget g) such that $|\mathcal{P}_r^{(g)}| = |\mathcal{P}_r^{(g)}|$, and given the input shares pointed by $\mathcal{P}_r^{(g)}$, outputs a perfect simulation of the internal wires pointed by $\mathcal{P}_r^{(g)}$;
- For every $g \in \mathcal{G}_m$, there exists a simulator $\mathcal{S}_{\mathsf{SNI}}^{(g)}$ that given the set of probes $\mathcal{P}_m^{(g)}$ (on the internal wires of gadget g), outputs a set of pairs of probes $\mathcal{P}'_m^{(g)} \subseteq \mathcal{I}_g \times \mathcal{J}_g$ (on the input shares of each operand of gadget g) such that $|\mathcal{P}'_m^{(g)}| = |\mathcal{P}_m^{(g)}|$, and given the input shares pointed by $\mathcal{P}'_m^{(g)}$, outputs a perfect simulation of the internal wires pointed by $\mathcal{P}_m^{(g)}$;

We define \mathcal{A}_1 as the adversary that returns the same values $x_1, \ldots, x_n \in \mathbb{F}_2$ as \mathcal{A}_0 and the set of probes $\mathcal{P}' = \mathcal{P}'_a \cup \mathcal{P}'_r \cup \mathcal{P}'_m$ defined from \mathcal{P} as:

$$\mathcal{P}'_r = \bigcup_{g \in \mathcal{G}_r} \mathcal{P}'_r^{(g)} , \quad \mathcal{P}'_m = \bigcup_{g \in \mathcal{G}_m} \mathcal{P}'_m^{(g)} , \quad \mathcal{P}'_a = \mathcal{P}_a$$

where, $\mathcal{P}'_{r}^{(g)}$ and $\mathcal{P}'_{m}^{(g)}$ denote the sets of probes defined by the simulators $\mathcal{S}_{\mathsf{SNI}}^{(g)}$ on input $\mathcal{P}_{r}^{(g)}$ and $\mathcal{P}_{m}^{(g)}$ respectively. From the left side of implication (15), there exists a simulator \mathcal{S}_{1} that wins Game 1 for the inputs (x_{1}, \ldots, x_{n}) and the built set of probes \mathcal{P}' . We define the simulator \mathcal{S}_{0} as the simulator that computes \mathcal{P}' from \mathcal{P} as explained above and then call \mathcal{S}_{1} to get a perfect simulation of $C([x_{1}], \ldots, [x_{n}])_{\mathcal{P}'}$. Then \mathcal{S}_{0} applies the simulator $\mathcal{S}_{\mathsf{SNI}}^{(g)}$ to get a perfect simulation of the internal wires pointed by $\mathcal{P}_{r}^{(g)}$ (resp. $\mathcal{P}_{m}^{(g)}$) from the input shares pointed by $\mathcal{P}_{r}^{(g)}$ (resp. $\mathcal{P}_{m}^{(g)}$) which are obtained from the evaluation $C([x_{1}], \ldots, [x_{n}])_{\mathcal{P}'}$. This way \mathcal{S}_{0} obtains (and returns) a perfect simulation of $C([x_{1}], \ldots, [x_{n}])_{\mathcal{P}}$ and the two experiments $\mathsf{ExpReal}(\mathcal{A}_{0}, C)$ and $\mathsf{ExpSim}(\mathcal{A}_{0}, \mathcal{S}_{0}, C)$ output identical distributions, which demonstrates the implication (15).

Let us now show:

$$\forall \mathcal{A}_0, \exists \mathcal{S}_0 \text{ wins the } t\text{-probing security game} \Rightarrow \forall \mathcal{A}_1, \exists \mathcal{S}_1 \text{ wins Game } 1$$
 (16)

By contraposition, we can equivalently show that

 $\exists \mathcal{A}_1, \forall \mathcal{S}_1, \mathcal{S}_1 \text{ fails in Game } 1$

$$\Rightarrow \exists \mathcal{A}_0, \forall \mathcal{S}_0, \mathcal{S}_0 \text{ fails in the } t\text{-probing security game}$$
(17)

Let us thus assume that an adversary \mathcal{A}_1 exists which outputs some values x_1, \ldots, x_n and a set of probes $\mathcal{P}' = \mathcal{P}'_a \cup \mathcal{P}'_r \cup \mathcal{P}'_m$ such that no algorithm \mathcal{S}_1 can output a perfect simulation of $C([x_1], \ldots, [x_n])_{\mathcal{P}'}$. We show that we can then define an adversary \mathcal{A}_0 for which no simulator \mathcal{S}_0 can win the *t*-probing security game. The adversary \mathcal{A}_0 outputs the same values x_1, \ldots, x_n as \mathcal{A}_1 and the set of probes $\mathcal{P} = \mathcal{P}_a \cup \mathcal{P}_r \cup \mathcal{P}_m$ such that

$$\mathcal{P}_a = \mathcal{P}'_a \quad \text{and} \quad \mathcal{P}_r = \mathcal{P}'_r \tag{18}$$

We show in the following how to construct \mathcal{P}_m so that no simulator \mathcal{S}_0 can output a perfect simulation of $C([x_1], \ldots, [x_n])_{\mathcal{P}}$.

If $\mathcal{P}'_m = \emptyset$ then we have $\mathcal{P} = \mathcal{P}'$ and the statement directly holds. Let us now consider $\mathcal{P}'_m = \{(i, j)\}$. From the left-side implication of 17, we get that no simulator \mathcal{S}_1 can perform a perfect simulation of

$$(v_1, \dots, v_q) = C([x_1], \dots, [x_n])_{\mathcal{P}'},$$
(19)

where q = t + 1. Without loss of generality we assume that v_1 and v_2 are the wires pointed by the indices i and j. We can assume that there exists a simulator S_0 computing a perfect simulation of (v_3, \ldots, v_q) , *i.e.* the wires pointed by $\mathcal{P}'_a \cup \mathcal{P}'_r$. (Otherwise we can simply define \mathcal{A}_0 as returning the set of probes $\mathcal{P}'_a \cup \mathcal{P}'_r$ and (17) directly holds). We deduce that no simulator can achieve a perfect simulation of (v_1, v_2) given (v_3, \ldots, v_q) . In a standard shared circuit, the shares in input of a multiplication gadget are linear combinations of the input shares $[x_1], \ldots, [x_N]$ in input of the circuit or the shares in output of refresh or multiplication gadgets. We hence get that v_1 and v_2 can be expressed as

$$v_1 = f_1(x_1, \dots, x_N) + g_1(v_3, \dots, v_q) + r_1$$

$$v_2 = f_2(x_1, \dots, x_N) + g_2(v_3, \dots, v_q) + r_2$$

for some deterministic function f_1 , f_2 , g_1 , g_2 and where

$$(r_1, r_2) \in \{(0, 0), (0, r), (r, 0), (r, r)\}$$

for some uniform random r over \mathbb{F}_2 . (Note that r_1 and r_2 cannot be uniform independent random elements of \mathbb{F}_2 otherwise the (v_1, v_2) could be straightforwardly simulated). We then have four cases:

- For $(r_1, r_2) = (0, 0)$, we have either f_1 or f_2 non constant (otherwise (v_1, v_2) could be simulated). If f_1 (resp. f_2) is non constant, then v_1 (resp. v_2) cannot be simulated given (v_3, \ldots, v_q) and we define $\mathcal{P}_m = \{i\}$ (resp. $\mathcal{P}_m = \{j\}$).
- For $(r_1, r_2) = (0, r)$, we have f_1 non constant (otherwise (v_1, v_2) could be simulated). Then v_1 cannot be simulated given (v_3, \ldots, v_q) and we define $\mathcal{P}_m = \{i\}$.
- For $(r_1, r_2) = (r, 0)$, we have f_2 non constant (otherwise (v_1, v_2) could be simulated). Then v_2 cannot be simulated given (v_3, \ldots, v_q) and we define $\mathcal{P}_m = \{j\}$.
- For $(r_1, r_2) = (r, r)$, we have $f_1 + f_2$ non constant (otherwise (v_1, v_2) could be simulated).³ Then the product $v_1 \cdot v_2$ satisfies

$$v_1 \cdot v_2 = ([f_1 + f_2](x_1, \dots, x_N) + \delta + r') \cdot r'$$

where $\delta = [g_1 + g_2](v_3, \ldots, v_q)$ is a constant given (v_3, \ldots, v_q) and where $r' = v_2$ is a uniform random element of \mathbb{F}_2 . It is not hard to see that the distribution of $v_1 \cdot v_2$ cannot be simulated without knowing $[f_1 + f_2](x_1, \ldots, x_N)$. We then define $\mathcal{P}_m = \{\psi(i, j)\}$ where $\psi(i, j)$ denotes the index of the cross-product $w_i \cdot w_j$ computed in the target ISW-multiplication gadget, with w_i and w_j denoting the wires indexed by i and j.

For the general case where \mathcal{P}'_m contains more than one pair, we can proceed as above to show that no \mathcal{S}_0 can simulate $C([x_1], \ldots, [x_n])_{\mathcal{P}^{(1)}}$ where $\mathcal{P}^{(1)}$ is obtained by replacing one pair (i, j) from \mathcal{P}' by a single index i, j or $\psi(i, j)$ as described above. Then we reiterate the same principle to show that no \mathcal{S}_0 can simulate $C([x_1], \ldots, [x_n])_{\mathcal{P}^{(2)}}$ where $\mathcal{P}^{(2)}$ is obtained from $\mathcal{P}^{(1)}$ by replacing one more pair (i, j)by a single index. And so on until the set of probes has no more pairs but only t wire indices as in the original probing security game. \Box

B.2 Proof of the reduction from Game 1 to Game 2

Without loss of generality, we assume that the Flatten transformation does not change the gadget indexing. We first show:

$$\forall \mathcal{A}_2, \exists \mathcal{S}_2 \text{ wins Game } 2 \Rightarrow \forall \mathcal{A}_1, \exists \mathcal{S}_1 \text{ wins Game } 1 \ (\Leftrightarrow C \ t\text{-probing secure})$$
(20)

For each adversary \mathcal{A}_1 returning (x_1, \ldots, x_n) and \mathcal{P}' , we define \mathcal{A}_2 as the adversary that returns the same choice of probes \mathcal{P}' and the extended input (x_1, \ldots, x_N) such that the *n* first elements matches the choice of \mathcal{A}_1 and the N - n matches the decoded outputs of the corresponding multiplication and refresh gadgets. Then, by Lemma 1, the *t*-SNI property of multiplication and refresh gadgets implies that each sharing in output of these gadgets is independent of the input sharings. Since all the probes in

³ Indeed if $f_1 = f_2$ then (v_1, v_2) can be simulated by $(g_1(\cdots) + r', g_2(\cdots) + r')$ for some uniform random r'.

 \mathcal{P}' on multiplication and refresh gadgets points to input shares only, the output of each such gadget can be replaced by a fresh uniform sharing of the underlying plain value (which deterministically depends on x_1, \ldots, x_n without modifying the evaluation. We hence get that $C([x_1], \ldots, [x_n])_{\mathcal{P}'}$ in Game 1 and $C'([x_1],\ldots,[x_N])_{\mathcal{P}'}$ in Game 2 output identical distributions. We can then simply define \mathcal{S}_1 as the simulator S_2 winning against the defined adversary A_2 . We thus get a simulator that outputs the same distribution as $ExpReal_1$ from which we get (20). Let us now show:

$$\forall \mathcal{A}_1, \exists \mathcal{S}_1 \text{ wins Game 1 } (\Leftrightarrow C \text{ t-probing secure}) \Rightarrow \forall \mathcal{A}_2, \exists \mathcal{S}_2 \text{ wins Game 2}$$
(21)

For each adversary \mathcal{A}_2 returning (x_1, \ldots, x_N) and \mathcal{P}' , we define \mathcal{A}_1 as the adversary that returns the same choice of probes \mathcal{P}' and the truncated input with the *n* first elements of (x_1, \ldots, x_n) . For the same reason as above, the evaluations $C([x_1], \ldots, [x_n])_{\mathcal{P}'}$ in Game 1 and $C'([x_1], \ldots, [x_N])_{\mathcal{P}'}$ in Game 2 then output identical distributions and we can simply define S_2 as the simulator S_1 winning against the defined adversary \mathcal{A}_1 . We thus get a simulator that outputs the same distribution as ExpReal₂ from which we get (21). \square

B.3 Proof of the reduction from Game 2 to Game 3

We first show:

$$\forall \mathcal{A}_2, \exists \mathcal{S}_2 \text{ wins Game } 2 \Rightarrow \forall \mathcal{A}_3, \exists \mathcal{S}_3 \text{ wins Game } 3 \ (\Leftrightarrow C \ t\text{-probing secure})$$
(22)

For each adversary \mathcal{A}_3 that returns a set of inputs (x_1, \ldots, x_N) and a set probes \mathcal{P}'' , we define an adversary \mathcal{A}_2 that outputs the same set of inputs and the same set of probes \mathcal{P}'' . By assumption, there exists S_2 that can perfectly simulate $C'([x_1], \ldots, [x_N])_{\mathcal{P}''}$ and win Game 2. As a consequence, the simulator $S_3 = S_2$ wins Game 3 as well. We now show:

$$\forall \mathcal{A}_3, \exists \mathcal{S}_3 \text{ wins Game } 3 \Rightarrow \forall \mathcal{A}_2, \exists \mathcal{S}_2 \text{ wins Game } 2 \ (\Leftrightarrow C \ t\text{-probing secure})$$
(23)

which is equivalent to show the contrapositive statement:

$$\exists \mathcal{A}_2, \forall \mathcal{S}_2 \text{ fails Game } 2 \Rightarrow \exists \mathcal{A}_3, \forall \mathcal{S}_3 \text{ fails Game } 3 \iff C \text{ t-probing secure}$$
(24)

We denote by (x_1, \ldots, x_N) the set of inputs and by \mathcal{P}' the set of probes returned by \mathcal{A}_2 . As previously, we denote $\mathcal{P}' = \mathcal{P}'_a \cup \mathcal{P}'_r \cup \mathcal{P}'_m$ such that \mathcal{P}'_a are the probes on addition gadgets, \mathcal{P}'_r are probes on refresh gadgets inputs, and \mathcal{P}'_m are probes on pairs of inputs of multiplication gadgets. We further denote by M_0, \ldots, M_t the induced matrices from the probes \mathcal{P}' as defined in Lemma 2. By assumption of the contrapositive statement (24), we have

$$\operatorname{Im}(M_0) \cap \operatorname{Im}(M_1) \cap \cdots \cap \operatorname{Im}(M_t) \neq \emptyset$$
.

Moreover, we have $q \leq 2t$ implying that at least one M_i matrix has a single row and consequently the above intersection is of dimension one *i.e.* it is defined as the span of a single vector $\vec{w} \in \mathbb{F}_2^N$:

$$\operatorname{Im}(M_0) \cap \operatorname{Im}(M_1) \cap \dots \cap \operatorname{Im}(M_t) = \langle \overline{w} \rangle .$$
(25)

Since \vec{w} is the single row of at least one M_j matrix we have that \vec{w} is directly induced by a probed variable v_k . In other words, a sharing $(\vec{w} \cdot \vec{x_0}, \dots, \vec{w} \cdot \vec{x_t})$ appears in the circuit (either as input of some gadget, or as output of an addition gadget). We now argue that this sharing must appear in input of a multiplication gadget. Assume by contradiction that this sharing does not appear in input of a multiplication gadget, then it appears in a refresh or an addition gadget. Let us then denote by t_{ar} the number of matrices M_j that have \vec{w} as row (*i.e.* the *j*th share of the considered sharing has been probed). The remaining $t - t_{ar}$ matrices M_j have at least 2 rows (since otherwise their image does not include \vec{w}). We deduce that $q \ge t_{ar} + 2(t - t_{ar}) = 2t + t_{ar}$ which is impossible since $q \le 2t$. We hence obtain that \vec{w} must be induced by a sharing $(\vec{w} \cdot \vec{x_0}, \ldots, \vec{w} \cdot \vec{x_t})$ in input of a multiplication gadget.

We can then define \mathcal{A}_3 as the adversary that outputs the same set of inputs than \mathcal{A}_2 and a set of probes \mathcal{P}'' defined according to \mathcal{P}' as follows:

- for every pair $(i_1, i_2) \in \mathcal{P}'_m$, include (i_1, i_2) to \mathcal{P}'' , for every probe $i \in \mathcal{P}'_a \cup \mathcal{P}'_r$, let j be the share index corresponding to the wire indexed by i, then include the wire index of the multiplication input share $\vec{w} \cdot \vec{x_j}$.

It is not hard to see that the M_i matrices induced by the new set of probes \mathcal{P}'' still satisfies (25) which implies that no simulator S_3 can produce a perfect simulation of $C'([x_1], \ldots, [x_N])_{\mathcal{P}''}$. In other words, our contrapositive statement (24) holds which concludes the proof. \square

С Proof of Propositions 7, 8, 9, and 10

Proof (Proposition 7). To prove this proposition, we demonstrate by induction the following invariant:

Invariant: $\forall s \in \mathbb{N}, \exists t \in \mathbb{N}$ such that with t carefully chosen probes on multiplications from \mathcal{G}_i , we are able to get:

- r matrices M_j such that $\vec{w} \in \text{Im}(M_j), 0 \le j \le r-1$, where r = t+1-s; s matrices M_j such that $\langle \mathcal{O}_i \rangle \subseteq \text{Im}(M_j), r \le j \le t$.

We show that the invariant holds for i = 1. Let $s \in \mathbb{N}$ and let $\ell_1 = |\mathcal{O}_1|$. If we place s probes on each multiplication gadget $g \in \mathcal{G}_1$, we can have $r = s \cdot \ell_1$ matrices $M_j = \mathsf{rows}(\overrightarrow{w})$, and s matrices $M_j = \text{rows}(\mathcal{O}_1)$. We thus get the desired invariant with $t = r + s - 1 = s(\ell_1 + 1) - 1$.

We now show that the invariant holds for i + 1 if it holds for i. Let $s \in \mathbb{N}$ and let $\ell_{i+1} = |\mathcal{O}_{i+1}|$. By assumption, for $s' = s \cdot (\ell_{i+1} + 1)$, there exists t' such that with t' carefully chosen probes on multiplications from \mathcal{G}_i , we are able to get:

- r' matrices M_j such that $\overrightarrow{w} \in \text{Im}(M_j), 0 \leq j \leq r' 1$, where r' = t' + 1 s'; s' matrices M_j such that $\langle \mathcal{O}_i \rangle \subseteq \text{Im}(M_j), r' \leq j \leq t'$.

In what follows, the s' last matrices are called the *unfinished matrices*. If we place s probes on each multiplication gadget $g \in \mathcal{G}_{i+1}$, we can add a vector operand from $\overline{w} + \langle \mathcal{O}_{i+1} \rangle$ to $s \cdot \ell_{i+1}$ of the unfinished matrices. We thus obtain $s \cdot \ell_{i+1}$ more matrices M_j such that $\vec{w} \in \text{Im}(M_j)$. We can further add all the ℓ_{i+1} operands from \mathcal{O}_{i+1} to the s remaining unfinished matrices. We then get s matrices M_j such that $\langle \mathcal{O}_{i+1} \rangle \subseteq \operatorname{Im}(M_i)$, which show the inductive statement.

From the above invariant, we can easily demonstrate the proposition statement. Indeed if we have $\vec{w} \in \langle \mathcal{O}_i \rangle$ for some $i \in \mathbb{N}$ then the invariant implies that for s = 1, there exists $t \in \mathbb{N}$ and $\mathcal{P} = \{(g, j_1, j_2)\}$ such that $\overrightarrow{w} \in \text{Im}(M_j)$ for $0 \le j \le t$ and $\langle \mathcal{O}_i \rangle \subseteq \text{Im}(M_t)$, implying $\overrightarrow{w} \in \text{Im}(M_t)$ as well. We then get $\bigcap_{j=0}^{t} \operatorname{Im}(M_j) = \overrightarrow{w}.$

Proof (Proposition 8). Let us denote $\mathcal{P} = \mathcal{P}_1 \cup \mathcal{P}_2$ such that

$$\mathcal{P}_1 = \{(g, j_1, j_2) ; g \in \mathcal{G}_i\} \text{ and } \mathcal{P}_2 = \{(g, j_1, j_2) ; g \notin \mathcal{G}_i\}$$

with $|\mathcal{P}_1| = t_1$ and $|\mathcal{P}_2| = t_2$, with $t_1 + t_2 = t$. The set \mathcal{P}_1 provides at most t_1 matrices M_j such that $\vec{w} \in \text{Im}(M_j)$ plus t_1 operand vectors from \mathcal{O}_i to be distributed among the remaining matrices. Then the set \mathcal{P}_2 provides $2t_2$ additional vectors from $\{\overrightarrow{a_g}, \overrightarrow{b_g}; g \notin \mathcal{G}_i\}$ to be distributed among the remaining matrices. However none of these additional vectors is included $\vec{w} + \langle \mathcal{O}_i \rangle$ which implies that at least two of them are necessary to produce one additional matrix M_j such that $\vec{w} \in \text{Im}(M_j)$. We conclude that we can get at most $t_1 + t_2 = t$ matrices M_j such that $\overrightarrow{w} \in \text{Im}(M_j)$ which implies $\overrightarrow{w} \notin \bigcap_{j=0}^t \text{Im}(M_j)$. \Box

Proof (Proof of Proposition 9). Let C be a standard shared circuit augmented with t-SNI refresh gadgets operating on the left operand of each multiplication gadget. From Corollary 1, the analysis of the tprobing security of C can be reduced to the analysis of the t-probing security of $\mathsf{Flatten}(C)$. In the latter, each multiplication takes as its left operand a new fresh encoding. Now let us assume that there exists a probing attack on C. We know from the linear algebra formulation above that this attack is characterized by a vector \vec{w} and a set of t+1 matrices such that

$$\operatorname{Im}(M_0) \cap \operatorname{Im}(M_1) \cap \dots \cap \operatorname{Im}(M_t) = \langle \overrightarrow{w} \rangle .$$

$$(26)$$

We also know that there exists at least one index $0 \le i \le t$, such that matrix M_i is completely defined by the row vector \vec{w} . Now let us assume that \vec{w} represents a probe on the left operand of a multiplication. Since this operand is a new fresh encoding that is used nowhere else, then it cannot be recovered from the linear combination of other operands. As a consequence, all the matrices must be defined by the same row vector \vec{w} . But at most t probes are available to target this last operand which is not enough to feed the t+1 matrices and consequently leads to a contradiction. Let us now assume that \vec{w} represents a probe on the right operand of a multiplication. In that case, probes on right operands (including probe \vec{w}) can feed up to t matrices in order to fulfill Equation (26). Without loss of generality, we assume these matrices to be M_0, \ldots, M_{t-1} . The last matrix M_t is then necessarily built from probes on left operands. Since all of them are fresh encodings, then $\text{Im}(M_t)$ cannot include \vec{w} , which gives the second contradiction and completes the proof. \square

Proof (Proposition 10). Let us consider a standard shared circuit C augmented with t-SNI refresh gadgets operating on each one of its α flawed operands. For each of these α flawed operands represented by the vector \vec{w} , there are a certain number β of sets of probes associated to sets of matrices $(M_i^j)_{0 \le i \le t}$ for $(1 \le j \le \beta)$ whose intersecting images are equal to \vec{w} . In each of these β sets of matrices, at least one matrix is exactly equal to \vec{w} . Refreshing the corresponding operand each time it is used in a multiplication makes it impossible to get a matrix equal to \vec{w} anymore in any of the β sets. As a consequence, all these sets of probes do not lead to a probing attack anymore. Furthermore, since we only turned operands into fresh encodings that are not reused, then this transformation do not lead to new probing attacks.

D SPN-based Block Ciphers



Fig. 14. Structure of an SPN-Based Block Cipher.

E Example 2 circuit with a refresh



Fig. 15. New method applied on example 2 augmented with a refresh.

F Results for AES s-box

Target	\mathcal{G}_1	Target	\mathcal{G}_1
8E	$\{(8E, 80), (96875, 8E)\}$	C6	$\{(C6, 86), (418605, C6)\}$
72	$\{(9,72), (C2DOB,72)\}$	29B040	$\{(29B040, D9), (29B040, E7)\}$
3457E	$\{(3457E, 1B040)\}$	21	$\{(21, 5F), (683645, 21)\}$
16875	$\{(16875, A0000)\}$	96875	$\{(96875, 8E), (96875, 80)\}$
C37B	$\{(C37B, D835)\}$	44C37B	$\{(44C37B, 41), (44C37B, 74)\}$
18605	$\{(18605, 36875)\}$	236875	$\{(5457E, 236875)\}$
D9	$\{(E7, D9), (29B040, D9)\}$	5F	$\{(\texttt{21},\texttt{5F}),(\texttt{683645},\texttt{5F})\}$
683645	$\{(683645,5F),(683645,21)\}$	5457E	$\{(5457E, 87), (5457E, 236875), (5457E, F2)\}$
E7	$\{(E7, D9), (29B040, E7)\}$	86	$\{(C6, 86), (418605, 86)\}$
C2D0B	$\{(C2DOB, 72), (C2DOB, 9)\}$	418605	$\{(418605, 86), (418605, C6)\}$
74	$\{(41,74),(44C37B,74)\}$	D835	$\{(C37B, D835)\}$
A0000	$\{(16875, \texttt{A0000})\}$	641B4E	$\{(641B4E, 2D), (641B4E, 28)\}$
20D835	$\{(\texttt{20D835},\texttt{59}),(\texttt{20D835},\texttt{69})\}$	28	$\{(28, 2D), (641B4E, 28)\}$
F2	$\{(87, F2), (5457E, F2)\}$	87	$\{(87, F2), (5457E, 87)\}$
69	$\{(69, 59), (20D835, 69)\}$	1B040	$\{(3457E, 1B040)\}$
9	$\{(9,72), (C2DOB, 9)\}$	59	$\{(69, 59), (20D835, 59)\}$
2D	$\{(28, 2D), (641B4E, 2D)\}$	80	$\{(8E, 80), (96875, 80)\}$
41	$\{(41,74),(44C37B,41)\}$	36875	$\{(18605, 36875)\}$

 Table 2. Results for AES s-box circuit.