Consolidating Security Notions in Hardware Masking

Lauren De Meyer¹, Begül Bilgin^{1,2} and Oscar Reparaz^{1,3}

 KU Leuven, imec - COSIC, Leuven, Belgium firstname.lastname@esat.kuleuven.be
 Rambus, Cryptography Research, Rotterdam, the Netherlands ³ Square Inc., San Francisco, USA

Abstract. In this paper, we revisit the security conditions of masked hardware implementations. We describe a new, succinct, information-theoretic condition called *d*-glitch immunity which solely ensures security in the presence of glitches. We show that this single condition includes, but is not limited to, previous security notions such as those used in higher-order threshold implementations and in abstractions using ideal gates. On the other hand, it excludes unnecessary notions such as uniformity. We also treat the notion of (strong) non-interference from an information-theoretic point-of-view in order to unify the different security concepts and pave the way to the verification of composability in the presence of glitches. We conclude the paper by demonstrating how the condition can be used as an efficient and highly generic flaw detection mechanism for a variety of functions and schemes based on different operations and working in different fields.

 $\label{eq:Keywords: Glitches \cdot DPA \cdot SCA \cdot Verification \cdot TI \cdot SNI \cdot Non-Completeness \cdot Mutual Information \cdot Information-theory \cdot d-probing \cdot Immunity$

1 Introduction

Cryptographic algorithms are designed such that they are mathematically secure. An adversary with access to, for instance, the ciphertext and plaintext, should not be able to derive the secret key with reasonable computing power. However, this *black box* model often does not suffice in practice, as the existence of side-channels can significantly aide the adversary in his quest for secret information. Since the seminal work of Kocher [Koc96], we have learned of many cheap and scalable side-channel attacks (SCA) that successfully exploit information such as instantaneous power consumption or electromagnetic radiation to recover secret keys, effectively turning the adversary's *black box* into a *grey box*.

In the realm of SCA, the most well known technique is Differential Power Analysis (DPA) [KJJ99], a simple and efficient attack that exploits the fact that the power consumption of an embedded device depends on the intermediate values that the device computes on. In response, many countermeasures have been proposed, among which *masking* is one of the most established.

1.1 Motivation

Accuracy of leakage functions. Constructing masked circuits is non-trivial. First of all, describing the leakage of the device with high accuracy as a function of its behavior and performed operation is a tedious work. The typical methodology in developing a masking scheme is to represent the circuit and its leakage in an abstract way as accurate as possible; then prove their security in this abstraction. However, as is shown repeatedly, the proposed

countermeasures would show significant vulnerabilities if the abstraction of the leakage function is not accurate. A good example is the traditional *d*-probing adversary, where the adversary gets the noiseless information (leakage) abouts *d* intermediates that have been probed. Schemes such as ISW [ISW03] are secure in this instantaneous model where the adversary does not see any transition or change in the intermediate. He sees only the stabilized value. Such a naive power model does not take into account physical defaults such as memory transitions or glitches that impact hardware implementations.

Glitches are unintentional and undesirable hardware artifacts causing unnecessary power consumption and hardware designers go to great lengths to minimize them for reasons beyond security. However, reducing glitches requires a careful process of path equalization which is a great challenge given factors such as the product and architecture variation, working environment and device age. Moreover, glitches can momentarily unmask values, invalidating the security guarantees theoretically provided by masking and making it a security hazard [MPG05].

Necessary but not sufficient conditions. Threshold implementations (TI) [NRR06] were the first provably secure masking scheme in the presence of glitches. The authors identified two key properties: non-completeness and uniformity, which together ensure the provable security of TI against first-order DPA in the presence of glitches. Together, non-completeness and (global) uniformity are sufficient to provide first-order security on any hardware as long as the independent leakage assumption of masking holds.

The concept was extended to higher-order security by Bilgin *et al.* [BGN⁺14], but it was later shown by Reparaz *et al.* [RBN⁺15] that non-completeness and uniformity no longer suffice to achieve higher-order security due to the possibility of multivariate attacks. The authors also refined the definition of non-completeness to the level of individual variables and hence opened up the possibility for securely using only d + 1 shares in the presence of glitches.

The property of non-completeness is a *necessary* requirement for the security of masked hardware implementations and therefore lies at the basis of every design process. However up to today, it remains unclear how to define a necessary and *sufficient* condition. This means that a lot of masked implementations have actually been designed without a clear understanding of the underlying security notions and how particular decisions impact the resistance against SCA.

Verification tools. As a result, many proposed countermeasures of the last years (whether they be Boolean masking or multiplicative or additive) have been shown to be vulnerable relatively quickly after being published. This has been a common trend both in software and hardware masking [AG01, PGA06, SP06, RP10, BFGV12, BGN⁺14, HT16]. This history of trial and error has given rise to a new wave of works on the verification of masking schemes, ranging from formal to statistical [Rep16, ANR17, BGI⁺18].

Sufficient but not necessary conditions. Growth of the circuit and the resulting computational complexity pose a limit on our ability to verify implementations. In response, a lot of effort has been put into making schemes *provably* secure using the concept of (strong) non-interference which implies composability. More specifically, *d*-SNI gadgets can be composed to provide *d*-probing security which allows for a more efficient verification of large circuits. These notions were originally devised for ideal circuits [Bel15, BBD⁺16, Cor18], but have been extended with glitches among others by [FGMDP⁺18, BBFG18]. The main disadvantage of this approach is that it is over-conservative (not a necessary condition) and typically results in more randomness usage than strictly required.

1.2 Our Contribution

In this work, we introduce an information-theoretic metric, which is conceptually extremely simple as well as easy to verify. Above all, it is the first *necessary and sufficient* condition for *d*-probing security in the presence of glitches. We revisit the definition of probing security as introduced in [GM10, Def. 4], *i.e.* a circuit is *d*-probing secure if the mutual information of any set of *d* probes with the secret is zero. We redefine this notion for hardware implementations using the adversary model of [RBN+15], where each probed wire gives the adversary information about all the inputs to that wire up to the last synchronization point. By replacing each probe with its glitch-extended version (*i.e.* the set of inputs up to the last synchronization point), we obtain an information-theoretic condition for probing security in the presence of glitches.

We compare this metric with existing notions such as non-completeness and (strong) noninterference and we unify these security concepts by introducing new information-theoretic definitions. This allows us to move towards the efficient verification of composability for hardware implementations. In addition, we demonstrate that uniformity is not a necessary condition for secure masked hardware implementations.

Finally, we detail how the new condition for glitch security can be used to detect flaws and verify schemes. It can be used both for exact proofs and statistical validation of practical security. The simplicity of the security condition also makes it compatible with any type of masking (Boolean, multiplicative, polynomial, ...). Our application directly uses HDL and does not require prior knowledge on the particular implementation. It can thus easily be used both by designers themselves and by independent analysts to validate the scheme. We demonstrate its ability to find vulnerabilities by applying it to known flawed designs and even detect a new problem.

2 SCA Security in the Presence of Glitches

2.1 Preliminaries

Notation. We use lowercase letters, *e.g.* x to denote random variables and capital letters, *e.g.* F for functions. Bold font is used for a sharing of these, *i.e.* $\boldsymbol{x} = (x_0, x_1, \ldots)$ is a sharing of x and $\boldsymbol{F} = (F_0, F_1, \ldots)$ is a masked F. We denote specific realizations of x by superscript x^* . Further, we let $\boldsymbol{x}_{\bar{i}} = (x_0, x_1, \ldots, x_{i-1}, x_{i+1}, \ldots)$ be the vector obtained by removing x_i from \boldsymbol{x} .

The probability distribution on x is denoted by p(x) and H(x) is the Shannon entropy of x: $H(x) = -\sum_{x^*} p(x^*) \log_2(p(x^*))$. For any x, y, we use p(x|y) to represent the conditional probability of x on y and I(x; y) the mutual information between x and y. The two notions are connected by the relation I(x; y) = H(x) - H(x|y). Note that mutual information is symmetric, *i.e.* I(x; y) = I(y; x).

Finally, we denote a set of multiple random variables, *e.g.* (x, y) by caligraphy letters \mathcal{X} . The union of two sets $\mathcal{X} \cup \mathcal{Y}$ is the set consisting of all variables that belong to either \mathcal{X} or \mathcal{Y} or both:

$$\mathcal{X} \cup \mathcal{Y} = \{ x : x \in \mathcal{X} \text{ or } x \in \mathcal{Y} \}$$

Statistical independence. Recall that there are a multitude of equivalent ways to express the statistical independence of two discrete random variables x and y. For instance, x and y are statistically independent when their mutual information is zero (I(x; y) = 0). It then follows directly from the relation between mutual information and entropy that H(x) = H(x|y), *i.e.* the entropy of x does not decrease when conditioned on y (and vice versa). Alternatively, the statistical independence of x and y is also evidenced by p(x, y) = p(x)p(y), which is in turn equivalent to p(x) = p(x|y). In this work, we investigate

the statistical independence by verifying that the probability distribution of x, conditioned on a specific instantiation of y^* , is independent of that y^* . In other words, we verify that

$$\forall y^* : p(x|y^*) = p^* \tag{1}$$

with p^* some constant probability distribution independent of y^* . It is easy to show that statistical independence follows from this:

$$p(x) = \sum_{y^*} p(x|y^*) p(y^*) = p(x|y^*) \sum_{y^*} p(y^*) = p(x|y^*)$$
(2)

Information-theoretic view. In [GM10, Def. 4], Gammel and Mangard provided an information-theoretic definition for *d*-probing security. We repeat their definition below for completeness as throughout this paper, we also use information-theoretic notions. Gammel and Mangard trace back the origin of this metric to Siegenthaler's correlation immunity of a Boolean function [Sie84].

d-probing security. A circuit is *d*-probing secure, if and only if for any observation set of *d* wires $Q = (q_1, q_2, \ldots, q_d)$ the following condition holds:

$$I((q_1, q_2, \dots, q_d); x) = 0$$
(3)

with x the secret.

This condition is sufficient and necessary for *d*-probing security. However, it does not account for glitches. In the rest of this section, we fill in this gap.

2.2 Glitchy Circuits

Before providing the condition, we first discuss our circuit and leakage model.



Figure 1: Masked circuit model

Circuit model. Assume we deal with a masked circuit as shown in Figure 1. The circuit handles a sensitive value x which depends on the key. Every combinational block C_i computes a single output wire q_i from a set of input wires $\mathcal{R}_i = \{r_{i_1}, r_{i_2}, \ldots\}$. For example, in Figure 1, wire q_{w_1+1} is computed by combinational block C_{w_1+1} from inputs $\mathcal{R}_{w_1+1} = \{r_1, r_2\}$. Note that the wires (r_i, q_i) can be constants, shares of multiple sensitive variables, or public values. Their specific roles do not matter here. The output wires of combinational blocks (q_i) are input wires to synchronization points and carry unstabilized values. For brevity, we assume that these synchronization points are simultaneously clocked registers. Data from one register stage (r_i) forms the input to a block of combinational

logic that computes the input to the next register stage. These inputs to combinational blocks are considered *stable*. Since glitch-extended probes of intermediate wires inside a block C_i are obviously included in the glitch-extended probe of wire q_i , we only consider probes on q_i from now on.

The glitch function. It is inefficient or even infeasible to predict the effect of glitches and enumerate all the possible temporary values that can occur on a wire in C_i before the signal stabilizes at its intended function value. We provide an abstraction for this glitch-based leakage with a *glitch function*. The glitch function is *any* function leaked by a combinational block before it stabilizes on the intended function value. This can be an unexpected partial result because of propagation delays in some inputs. Alternatively, upon arrival of a late intermediate, one partial result transitions to another and the glitch function computes the distance between both.

It is difficult to model the glitch function, since it depends on many variables, such as the logic library and synthesis process; hence, in this paper we consider it to be unknown. However, we can state some of its properties. An obvious, yet important property of the glitch function is that, under the independent leakage assumption, it depends exclusively on the inputs of the intended function. That is, when a wire in a combinational block C_i glitches, it momentarily computes a glitch function that depends on \mathcal{R}_i exclusively.

Leakage model. A model that takes into account glitches considers additional leakage compared to the traditional ISW *d*-probing model [ISW03]. We use the leakage model introduced in [RBN⁺15] which covers all possible glitch functions as an abstraction: We assume that, whenever the adversary probes any single value within a combinational function, he also automatically obtains all inputs to the function (up to the last synchronization point), for free. That is, an adversary probing q_i obtains the knowledge of the set \mathcal{R}_i . We provide the adversary with all inputs, so that he himself can compute the worst possible glitch function. This model may be somewhat over-conservative, since this information might not actually be leaked by the circuit. This is the price we pay to work at a high level, where no information about the synthesis process or technology is required.

We note that this adversary model, here-on called *d-glitch-extended probing adversary*, can be extended [FGMDP⁺18] to cover other physical defaults, such as cross-talk. In this work, we continue with the above described independent leakage model, including glitches but no coupling effects or register transitions. This corresponds to the (1,0,0)-robust *d*-probing model of [FGMDP⁺18]. Moreover, we assume that the clock period is large enough so that the critical path constraint is satisfied in order to avoid attacks such as [MM13].

2.3 A Sufficient Condition to Achieve *d*-Glitch-Extended Probing Security

In what follows, we introduce a new condition for security against side-channel attacks in the presence of glitches. This security notion is elegant and conceptually simple, as well as easy to verify for circuits in practice.

Property 1 (*d*-glitch immunity). A circuit such as that in Figure 1 is *d*-glitch immune if and only if for any observation set of *d* wires $(q_{i_1}, q_{i_2}, \ldots, q_{i_d})$ with respective glitch-extended probes $(\mathcal{R}_{i_1}, \mathcal{R}_{i_2}, \ldots, \mathcal{R}_{i_d})$, the condition

$$I(\mathcal{R}_{i_1} \cup \mathcal{R}_{i_2} \cup \ldots \cup \mathcal{R}_{i_d}; x) = 0 \tag{4}$$

holds, with x the sensitive data.

Lemma 1. A d-glitch immune circuit is d-glitch-extended probing secure.

The reasoning is quite elementary: when the mutual information between $\mathcal{R} = \mathcal{R}_{i_1} \cup \mathcal{R}_{i_2} \cup \ldots \cup \mathcal{R}_{i_d}$ and the secret is zero, no combination of input wires $r_i \in \mathcal{R}$ can provide any information on the secret. Hence, no glitch function on C_{i_1}, \ldots, C_{i_d} or their combination, no matter the exact shape, can reveal any secret information. In particular, DPA would not be able to exploit leakage from it.

Multi-variate security. Note that d-glitch immunity puts no limitation on the register stage of probed wires q_i . Therefore, verification of higher-order security, let it be uni-variate or multi-variate, is conceptually as simple as verification of first-order security. To test security against d probes, we have to consider the input wires of d blocks jointly which can be done as mere concatenation. Hence, d-glitch immunity easily covers multi-variate security.

Sufficient and necessary. Note that we only take into account the inputs to the combinational blocks C_i and not the specific functions computed. On the one hand, this makes d-glitch immunity conceptually simple and quite easy to verify. On the other hand, it is a worst-case indication of leaks. A non-zero mutual information

$$I(\mathcal{R}; x) \neq 0 \tag{5}$$

points to the existence of some function on the inputs \mathcal{R} that leaks sensitive information, but there is no guarantee that this function can occur as a glitch function on the circuit that implements C_i . Even if it does, the presence of such a leak does not imply that it can be exploited. Glitch immunity might therefore be over-conservative when one considers the implementation details (including the floorplan, temperature, etc.) and realistic noisy attack scenarios, but in our adversary model, it is both necessary and sufficient.

3 Threshold Implementations

Traditionally, the provable security of threshold implementations (TI) [NRR06] against first-order attacks relies on three conditions:

- **T1** Correctness. The masked function should compute a masked representation of the correct unmasked output.
- **T2** Non-completeness. Any share of the masked function must be independent of at least one input share. This property is central to security in the presence of glitches.
- **T3** Uniformity. The masked function uses a uniform sharing of the input and transforms this input into a uniform sharing of the output. This property is especially important when composing blocks.

Recall the definition of a uniform sharing where Sh(x) is the set of all valid sharings of x:

Uniform sharing [Bil15]. A sharing x is uniform if and only if there exists a constant p such that for all x we have:

$$p(\boldsymbol{x}|\boldsymbol{x}) = \begin{cases} p & \text{if } \boldsymbol{x} \in Sh(\boldsymbol{x}) \\ 0 & else \end{cases}$$
(6)

and

$$\bigoplus_{\boldsymbol{x}\in Sh(x)} p(\boldsymbol{x}) = p(x) \tag{7}$$

In the rest of this section, we first discuss the relation between d-glitch immunity and the TI conditions. In particular, we elaborate on the necessity and satisfactoriness of these conditions for first order and higher orders. From these relations, we can interpret d-glitch immunity as being a generalization of the TI properties.

3.1 Non-Completeness and Uniformity Imply 1-Glitch Immunity

It is a well-known result that T2 and T3 imply first-order security in the presence of glitches. Hence, T2 and T3 are sufficient conditions for 1-glitch-extended probing security. In what follows, we show that a circuit satisfying T2 and T3 also fulfills 1-glitch immunity.

Lemma 2. A circuit satisfies 1-glitch immunity if it satisfies non-completeness (T2) and uniformity (T3).

Proof. The assumptions for each stage of TI are that the input sharing \boldsymbol{x} is uniform and that each wire q_i at the end of that stage must be independent of at least one input share. Without loss of generality (wlog) we assume that q_i is independent of x_i and thus

$$\mathcal{R}_i = \boldsymbol{x}_{\bar{i}} \tag{8}$$

Lemma 5 of [Bil15] states that $x_{\overline{i}}$ and the secret x are independent for any choice of i if the masking x is uniform. Hence,

$$I(\boldsymbol{x}_{\bar{i}};x) = 0 \tag{9}$$

and (8) together with (9) forms (4):

$$I(\mathcal{R}_i; x) = 0 \tag{10}$$

3.2 Glitch Immunity Implies Non-Completeness

The concept of non-completeness was extended to higher orders by Bilgin *et al.* $[BGN^{+}14]$.

 $d^{\text{th-order non-completeness}}$ [Bil15]. Any combination of up to d component functions F_i of a shared function F must be independent of at least one input share.

Clearly the non-completeness definition aligns with the glitching adversary of this work as the component functions F_i correspond to the combinational block functions C_i calculated from register to register.

Lemma 3. d-glitch immunity implies dth-order non-completeness.

Proof. We use a simple proof by contraposition. Suppose that non-completeness is not fulfilled, *i.e.* there exists a set of d blocks $(C_{i_1}, C_{i_2}, \ldots, C_{i_d})$ that depends on all input shares \boldsymbol{x} . Since $\boldsymbol{x} = \bigoplus_i x_i$, we clearly have then that $I(\mathcal{R}_{i_1} \cup \mathcal{R}_{i_2} \cup \ldots \cup \mathcal{R}_{i_d}; \boldsymbol{x}) \neq 0$ and hence glitch immunity is not satisfied.

3.3 A Sufficient Condition for Higher-Order Security

We have demonstrated the well-known fact that T2 and T3 together form a sufficient condition for first-order security from an information-theoretic point-of-view. Moreover, we have shown that non-completeness is a necessary condition for higher-order security as expected. These relations are summarized in Figure 2. However, as presented by Reparaz et al. [RBN⁺15], d^{th} -order non-completeness even together with uniformity is not sufficient for circuits consisting of multiple register stages. This is mainly due to the fact that TI conditions focus on the circuit behavior of a single stage and when higher-order security is considered, this becomes a disadvantage. On the other hand, d-glitch immunity does not have such a limitation as it considers multiple stages. This observation immediately brings up the idea to extend the TI uniformity condition to cover not only a single stage but multiple stages, for example by requiring the combination of any d non-linear function inputs to be jointly uniform. We do not investigate this idea further in this paper. Instead, we show that uniformity is not a necessary condition to achieve security.



Figure 2: Illustration of the relations between different security notions for hardware security. The arrows indicate an implication relation. When the line is dotted, it is only valid for security order d = 1. The full lines are for any order d.

3.4 (Un)Necessity of Uniformity

Glitch immunity does not imply non-completeness and uniformity (simultanenously). In fact, uniformity is not a necessary condition. The only requirement for input sharings is included in Eqn. (4); that is, the entropy of d input shares does not decrease when conditioned on the secret. In other words, the mutual information of a set of any d input shares with the shared secret x must be zero:

$$I((x_{i_1}, x_{i_2}, \dots, x_{i_d}); x) = 0$$
(11)

In case of a d + 1-sharing, we thus only require that $I(\mathbf{x}_{i}; x) = 0, \forall i$.

It is therefore possible to have non-uniform mappings that satisfy Property 1. We show this below with a toy example.

Toy Example: First-order security of non-uniform AND gates

We focus on the composition of two AND gates as shown in Figure 3. We will use two types of refreshing after the first gate to illustrate that uniformity is not necessary to achieve theoretical security. Note that these AND gates are designed to demonstrate our cause and therefore are neither optimal nor considered for use in another setting.



Figure 3: Circuit of two AND gates

We consider x, y and z as our sensitive variables. The first AND gate receives 3-share input values \mathbf{x} and \mathbf{y} and outputs 6-share value \mathbf{a} as follows.

$a_0 = x_0 y_0$	$a_3 = x_0 y_1 \oplus x_1 y_0$	
$a_1 = x_1 y_1$	$a_4 = x_1 y_2 \oplus x_2 y_1$	(12)
$a_2 = x_2 y_2$	$a_5 = x_2 y_0 \oplus x_0 y_2$	

The second AND gate uses the 6-share output \mathbf{a} with 3-share \mathbf{z} as follows.

$$b_{0} = a_{0}z_{0} \oplus a_{0}z_{1} \oplus a_{1}z_{0} \oplus a_{4}z_{1} \oplus a_{5}z_{0} \oplus a_{5}z_{1}$$

$$b_{1} = a_{0}z_{2} \oplus a_{1}z_{1} \oplus a_{1}z_{2} \oplus a_{2}z_{1} \oplus a_{3}z_{1} \oplus a_{3}z_{2}$$

$$b_{2} = a_{2}z_{0} \oplus a_{2}z_{2} \oplus a_{3}z_{0} \oplus a_{4}z_{0} \oplus a_{4}z_{2} \oplus a_{5}z_{2}$$
(13)

The distribution of output shares a_i which is shown in Table 1 is biased as expected.

Table 1: Scaled probability distributions in the first AND gate with 3 input and 6 output shares for specific inputs (y^*, x^*)

	p(a i < i)	$\binom{i}{3}$	$\begin{vmatrix} p(a \\ i >) \end{vmatrix}$	$\binom{i}{2}$	$p(a_0,a_1,\ldots,a_5)$
(y^*, x^*)	0	1	0	1	000 to 111
(0,0)	12	4	10	6	700101100000000000000000000000000000000
(0,1)	12	4	10	6	400000001100000010100010001001001000100
(1,0)	12	4	10	6	400000001100000010100010001001001000100
(1,1)	12	4	10	6	011010012000000200000002000002000000000

Clearly, if there is no remasking after the first AND gate, the second AND gate leaks sensitive information. On the other hand, if we refresh every output share a_i , then the second AND gate receives a uniform sharing and is secure. We look at an intermediate approach where the output of the first gate is re-masked such that it is not completely uniform but the second AND gate does not leak sensitive information.

The Good. Let's consider the following remasking using 2 bits of randomness:

$a_0 \leftarrow a_0$	$a_3 \leftarrow a_3 \oplus r_1 \oplus r_2$	
$a_1 \leftarrow a_1 \oplus r_1$	$a_4 \leftarrow a_4 \oplus r_2$	(14)
$a_2 \leftarrow a_2$	$a_5 \leftarrow a_5$	

When applying the second AND gate to the refreshed **a**, we need to keep track of the input sets of each output share b_i . Since the sharing of **z** is uniform and used in a non-complete way, we can ignore its effect for now for brevity. Note that there is synchronization after the randomization, by for example a register stage. The output shares (b_0, b_1, b_2) thus depend respectively on the sets $\mathcal{R}_0 = (a_0, a_1, a_4, a_5), \mathcal{R}_1 = (a_0, a_1, a_2, a_3)$ and $\mathcal{R}_2 = (a_2, a_3, a_4, a_5)$.

We investigate the mutual information between each of the sets \mathcal{R}_i with the secret, by looking at their probability distributions for different secret inputs. Table 2 shows clearly that these distributions are not uniform. However, they are identical for each of the secret inputs (x^*, y^*) . The result stays the same for the secret (x^*, y^*, z^*) which is omitted here for readability.

The Bad. Suppose now that instead of the randomization in Eqn. (14), we do the following remasking.

$$a_{0} = a_{0} \qquad a_{3} = a_{3} \oplus r_{1} \oplus r_{2}$$

$$a_{1} = a_{1} \oplus r_{1} \qquad a_{4} = a_{4} \qquad (15)$$

$$a_{2} = a_{2} \qquad a_{5} = a_{5} \oplus r_{2}$$

Table 2: Scaled probability distributions of \mathcal{R}_i for any fixed secret (x^*, y^*)

						0	0	.0 t	o 11		1					
$p(\mathcal{R}_0 x^*, y^*)$	8	2	8	2	8	2	8	2	4	2	4	2	4	2	4	2
$p(\mathcal{R}_1 x^*, y^*)$	9	3	9	3	3	1	3	1	9	3	9	3	3	1	3	1
$p(\mathcal{R}_2 x^*, y^*)$	8	2	8	2	8	2	8	2	4	2	4	2	4	2	4	2

We see clearly in Table 3 that the joint probability distribution of the input set \mathcal{R}_0 depends on the secret inputs even though there is no correlation of the secret with output share b_0 itself. This indicates that the remasking is sufficient in the case of a classic probe on b_0 , but not in the presence of glitches. The joint probability distributions are shown in Table 3.

Table 3: Scaled probability distributions of \mathcal{R}_0 and b_0 for various secrets (y^*, x^*)

		$p(\mathcal{R}_0 x^*,y^*)$													$p(b_0)$	$x^{*}, y^{*})$		
(y^*, x^*)						00		0 t	o 1	1	.1						0	1
(0, 0)	8	2	8	2	4	2	4	2	8	2	8	2	4	2	4	2	160	96
(0,1)	8	2	8	2	4	2	4	2	8	2	8	2	4	2	4	2	160	96
(1,0)	8	2	8	2	4	2	4	2	8	2	8	2	4	2	4	2	160	96
(1, 1)	6	4	6	4	6	0	6	0	6	4	6	4	6	0	6	0	160	96

The Ugly. With the good remasking as in Eqn. (14), we can even do certain compositions under the ISW setting with ideal gates. That is, even if the third input $\mathbf{z} = \mathbf{x}$, the output is still secure as shown in Table 4.

	p($b_i)$				$p(b_0, l)$	(b_1, b_2)			
(y^{*}, x^{*})	0	1	000	011	101	110	001	010	100	111
(0,0)	40	24	28	0	0	12	0	12	12	0
(0,1)	40	24	28	0	0	12	0	12	12	0
(1,0)	40	24	28	0	0	12	0	12	12	0
(1,1)	40	24	0	20	20	0	20	0	0	4

Table 4: Scaled probability distributions in the second AND gate with z = x

However, in a glitchy environment, we do not necessarily get composability. Neither $\mathcal{R}_0 = (a_0, a_1, a_4, a_5, x_0, x_1)$ nor $\mathcal{R}_1 = (a_0, a_1, a_2, a_3, x_1, x_2)$ are independent from the secret.

Conclusion. In order to avoid leakage of sensitive data, what we need is independence of the secret from the sensitive data. In this case study, we have demonstrated that this does not necessarily require uniform distributions. Using d-glitch immunity as a verifying mechanism, we can create custom gates with minimal randomness consumption.

4 Non-Interference

When circuits get large, it is infeasible to verify probing security by exhaustive probing. For this reason, the concept of strong non-interference has been introduced for masked software implementations. In this section, we unify the treatment of this security notion with glitch immunity (Property 1) in order to achieve a formal definition for composability in the presence of glitches. The probes in the following definitions are instantaneous.

d-non-interference (NI) [BBP+16]. A gadget is *d*-non-interferent (or *d*-NI) if and only if every set of at most *d* probes can be simulated with at most *d* shares of each input.

d-strong non-interference (SNI) [BBP+16]. A gadget is *d*-SNI if and only if for every set \mathcal{I} of t_1 probes on intermediate variables (i.e., no output wires or shares) and every set \mathcal{O} of t_2 probes on output shares such that $t_1 + t_2 \leq d$, the set $\mathcal{I} \cup \mathcal{O}$ of probes can be simulated using at most t_1 shares of each input.

When a gadget is d-NI, it is also d-probing secure. However, probing security (and d-NI) is not composable and verifying a circuit by simulating probes on every single wire is not scalable. The authors of [BBD⁺16] therefore propose to build each circuit from composable gadgets. A gadget is considered composable if it is d-SNI. This essentially means the following two things:

- If a gadget is *d*-SNI, it is *d*-NI and thus *d*-probing secure.
- Any circuit built from *d*-SNI gadgets, is *d*-NI and thus *d*-probing secure.

The use of composable (SNI) gadgets allows a divide-and-conquer approach for the security verification of large circuits. The ease of verification comes at the cost of higher implementation and randomness cost since the demands for strong non-interference are quite high. It has been shown that depending on the function graph, it is sufficient for some gadgets to be NI, rather than SNI [BBP+16]. Nevertheless, NI and SNI are both sufficient but not necessary conditions for probing security of masked software implementations. This is illustrated by first-order threshold implementations [NRR06], which are 1-probing secure but neither 1-NI, nor 1-SNI. In addition, SNI is a sufficient but not necessary condition for the composability of gadgets.

The concepts of NI and SNI were defined without regard for hardware defaults such as glitches and the published tools for its verification are only suitable for software implementations $[BBD^+15, Cor18]^1$. In $[FGMDP^+18]$, the authors provide a *robust* d-(S)NI definition as follows in order to extend the definition for glitchy circuits.

(g, t, c)-robust d-probing secure (or d-NI/SNI) circuits are secure in the d-probing model (or d-NI/SNI) with an adversary whose probes are (specifically or generically) extended with glitches if g = 1 (if g = 0 combinatorial recombinations are assumed avoided at the implementation level), with transitions if t = 1 (if t = 0 memory recombinations are assumed avoided at the implementation level) and with couplings if $c \ge 1$ (if c = 0 routing recombinations are assumed avoided at the implementation level).

In this paper we only consider glitches, *i.e.* (1,0,0)-robust *d*-probing. Despite these new definitions, it remains unclear how to automate the verification of composability of hardware gadgets.

In this section, we first redefine NI and SNI for masked software implementation from an information-theoretic point of view. This eventually allows to extend the definitions for masked hardware implementations. For simplicity, we assume from now on that the masked implementation uses d + 1 shares even though similar treatment is possible for more shares.

4.1 Redefining Non-Interference

We consider Q any set of at most d probes in a gadget with input sharing \boldsymbol{x} . According to the NI definition, the view of an adversary that probes Q should be perfectly simulatable by a simulator that has access to only d of the d+1 input shares. The view of the adversary is created using knowledge of all input shares \boldsymbol{x} , *i.e.* we write it as $p(Q|\boldsymbol{x})$. Without loss of generalization (wlog), we assume that the simulator uses all input shares except x_i . The view of the simulator can hence be written as $p(Q|\boldsymbol{x}_i)$.

We therefore consider the following property:

¹The work of [BBFG18] has been done independently and simultaneously

Property 2. A gadget with d + 1 input shares \boldsymbol{x} satisfies Property 2 if and only if for any observation set of at most d probes \mathcal{Q} , the following condition holds:

$$\exists i: I(\mathcal{Q}; x_i | \boldsymbol{x}_{\bar{i}}) = 0 \tag{16}$$

In other words, each probe set Q and at least one share x_i must be conditionally independent given the other shares $x_{\overline{i}}$.

It is well known that *d*-non-interference is stronger than *d*-probing security, *i.e. d*-NI implies Eqn. (3) for any set Q. The same can be said for Property 2:

Lemma 4. Property 2 implies d-probing security, i.e.

$$I(\mathcal{Q}; x_i | \boldsymbol{x}_{\bar{i}}) = 0 \Rightarrow I(\mathcal{Q}; x) = 0$$

Proof. We use two properties:

- 1 $I(\mathbf{x}_{\bar{i}}, x) = 0$; This is obviously a necessary requirement for any d + 1-sharing of the input. In particular, it has been shown to be automatically true when the input sharing is uniform in [Bil15, Lemma 5]
- 2 $p(\mathcal{Q}|\boldsymbol{x}, x) = p(\mathcal{Q}|\boldsymbol{x}) = p(\mathcal{Q}|\boldsymbol{x}_{\bar{i}}, x)$; The equality follows from the redundant information in (\boldsymbol{x}, x) .

It follows that:

$$\begin{split} p(\mathcal{Q}, x) &= \sum_{\boldsymbol{x}_{\overline{i}}^*} p(\mathcal{Q}, \boldsymbol{x}_{\overline{i}}^*, x) \\ &= \sum_{\boldsymbol{x}_{\overline{i}}^*} p(\mathcal{Q} | \boldsymbol{x}_{\overline{i}}^*, x) p(\boldsymbol{x}_{\overline{i}}^*, x) \end{split}$$

Now we use Property 2 and the two properties above:

$$= \sum_{\boldsymbol{x}_{\bar{i}}^{*}} p(\mathcal{Q}|\boldsymbol{x}_{\bar{i}}^{*}) p(\boldsymbol{x}_{\bar{i}}^{*}) p(\boldsymbol{x})$$
$$= \sum_{\boldsymbol{x}_{\bar{i}}^{*}} p(\mathcal{Q}, \boldsymbol{x}_{\bar{i}}^{*}) p(\boldsymbol{x})$$
$$= p(\mathcal{Q}) p(\boldsymbol{x})$$

Moreover, we can carry this one step further and show that d-non-interference and Property 2 are equivalent.

Lemma 5. A gadget with d+1 input shares x is d-NI if and only if it satisfies Property 2, *i.e.* d-non-interference and Property 2 are equivalent.

Proof. Clearly, Eqn. (16) is equivalent to the matching of the adversary's view to the simulator's view, *i.e.*

$$\exists i: I(\mathcal{Q}; x_i | \boldsymbol{x}_{\bar{i}}) = 0 \Leftrightarrow \exists i: p(\mathcal{Q} | \boldsymbol{x}) = p(\mathcal{Q} | \boldsymbol{x}_{\bar{i}})$$

- \Rightarrow We prove by contraposition that *d*-NI implies Property 2: if there exists a set Q for which Eqn. (16) is not true, then we cannot simulate Q using only *d* shares.
- ⇐ In the other direction, Property 2 implies the existence of a simulator for the original NI definition.

For uniform input sharings. We can simplify the information-theoretic NI condition when the input sharing is uniform. In that case, we can state that disjunct sets of shares (e.g. $x_{\bar{i}}$ and x_i) are independent.

Property 3. A gadget with a uniform d + 1 input sharing x satisfies Property 3 if and only if for any observation set of at most d probes Q, the following condition holds:

$$\exists i : I(\mathcal{Q}; x_i) = 0 \tag{17}$$

In other words, each probe Q must be marginally independent of at least one input share x_i .

Lemma 6. A gadget with a uniform d+1 input sharing x is d-NI if and only if it satisfies Property 3.

Proof. We use Lemma 5 and the independence of $x_{\overline{i}}$ of x_i , *i.e.* $p(x_{\overline{i}}|x_i) = p(x_{\overline{i}})$.

$$\begin{split} p(\mathcal{Q}|x_i) &= \sum_{\boldsymbol{x}_i^*} p(\mathcal{Q}, \boldsymbol{x}_i^* | x_i) \\ &= \sum_{\boldsymbol{x}_i^*} p(\mathcal{Q}|\boldsymbol{x}_i^*, x_i) p(\boldsymbol{x}_i^* | x_i) \\ &= \sum_{\boldsymbol{x}_i^*} p(\mathcal{Q}|\boldsymbol{x}_i^*) p(\boldsymbol{x}_i^*) \\ &= \sum_{\boldsymbol{x}_i^*} p(\mathcal{Q}, \boldsymbol{x}_i^*) \\ &= p(\mathcal{Q}) \end{split}$$

4.2 Redefining *Strong* Non-Interference

The NI and SNI definitions are very similar apart from the number of input shares that can be used in the simulation. We can thus redefine strong non-interference in a similar way.

Property 4. Consider a gadget with d + 1 input shares \boldsymbol{x} . Let \mathcal{Q} be any observation set of at most d probes of which $t_1(\mathcal{Q})$ are intermediates and $t_2(\mathcal{Q})$ are output probes such that $t_1(\mathcal{Q}) + t_2(\mathcal{Q}) \leq d$. The gadget satisfies Property 4 if and only if for any such \mathcal{Q} the following condition holds:

$$\exists T \subset \{0, \dots, d\} \text{ with } |T| = t_1(\mathcal{Q}) \text{ such that } I(\mathcal{Q}; \boldsymbol{x}_{\bar{\mathcal{T}}} | \boldsymbol{x}_T) = 0$$
(18)

Lemma 7. A gadget with d+1 input shares x is d-SNI if and only if it satisfies Property 4, i.e. d-strong non-interference and Property 4 are equivalent.

The proof is very similar to that of Lemma 5. We leave it to the reader.

When no outputs are probed and thus $t_2(Q) = 0$, then Eqn. (18) aligns with Eqn. (16). For example, when d = 2, the tuples of probes can be divided into three groups.

- for each tuple of probes \mathcal{Q} for which $t_2(\mathcal{Q}) = 0$, verify that $\exists i : I(\mathcal{Q}; x_i | \mathbf{x}_{\overline{i}}) = 0$.
- for each tuple of probes \mathcal{Q} for which $t_2(\mathcal{Q}) = 1$, verify that $\exists i \neq j : I(\mathcal{Q}; (x_i, x_j) | \mathbf{x}_{i,j}) = 0$ or equivalently $\exists i : I(\mathcal{Q}; \mathbf{x}_{\bar{i}} | x_i) = 0$.
- for each tuple of probes \mathcal{Q} for which $t_2(\mathcal{Q}) = 2$, verify that $I(\mathcal{Q}; \boldsymbol{x}) = 0$

When the input sharing is uniform, we can assume that for any set of indices $T \subset \{0, \ldots, d\}$, \boldsymbol{x}_T is independent from $\boldsymbol{x}_{\overline{T}}$, *i.e.* two disjunct sets of shares are independent of each other. Then, the conditional independence can be replaced by marginal independence.

4.3 Towards Composability in the Presence of Glitches

These information-theoretic definitions are easily extended to include security in the presence of glitches. Following the adversary model of this work, we should only replace each probed wire q_i with its glitch extended probe \mathcal{R}_i .

Property 5. Consider a gadget with d + 1 input shares x. Let $\mathcal{Q} = (q_{i_1}, q_{i_2}, \ldots, q_{i_d})$ be any observation set of $t \leq d$ wires and let $\mathcal{R} = \mathcal{R}_{i_1} \cup \mathcal{R}_{i_2} \cup \ldots \cup \mathcal{R}_{i_d}$ be the corresponding glitch extended probe. Let t_1 be the number of intermediate wires in \mathcal{Q} and t_2 the number of output wires in \mathcal{Q} such that $t_1 + t_2 = t \leq d$. The gadget satisfies Property 5 if and only if for any such \mathcal{Q} the following condition holds:

$$\exists T \subset \{0, \dots, d\} \text{ with } |T| = t_1 \text{ such that } I(\mathcal{R}; \boldsymbol{x}_{\bar{T}} | \boldsymbol{x}_T) = 0$$
(19)

Lemma 8. A gadget with d + 1 input shares x is d-SNI in the presence of glitches if it satisfies Property 5.

From now on, we refer to Property 5 as *d*-Glitch Strong Non-Interference (*d*-GSNI). It also corresponds to (1,0,0)-robust *d*-SNI as defined in [FGMDP+18].

How to use d-GSNI? We illustrate Lemma 8 by adopting one of the examples of Faust *et al.* [FGMDP⁺18]. Consider the following well-known second-order secure multiplier of three shares (x_0, x_1, x_2) and (y_0, y_1, y_2) : In the first stage, nine products $x_i y_j$ are computed, of which only the cross-terms are remasked:

$$t_{0,0} = x_0 y_0$$

$$t_{0,1} = x_0 y_1 \oplus r_1$$

$$t_{0,2} = x_0 y_2 \oplus r_2$$

$$t_{1,0} = x_1 y_0 \oplus r_1$$

$$t_{1,1} = x_1 y_1$$

$$t_{1,2} = x_1 y_2 \oplus r_3$$

$$t_{2,0} = x_2 y_0 \oplus r_2$$

$$t_{2,1} = x_2 y_1 \oplus r_3$$

$$t_{2,2} = x_2 y_2$$

(20)

These intermediate nine shares $t_{i,j}$ are stored in a register. In the next stage, they are compressed into three output shares.

$$z_{0} = [t_{0,0}]_{reg} \oplus [t_{0,1}]_{reg} \oplus [t_{0,2}]_{reg}$$

$$z_{1} = [t_{1,0}]_{reg} \oplus [t_{1,1}]_{reg} \oplus [t_{1,2}]_{reg}$$

$$z_{2} = [t_{2,0}]_{reg} \oplus [t_{2,1}]_{reg} \oplus [t_{2,2}]_{reg}$$
(21)

Next, as argued in [FGMDP⁺18, §5.2], it is necessary to store also these three shares into a register in order to achieve composability. Indeed, if we consider Eqn. (21) directly as output wires, then the multiplication is not *d*-GSNI. We verify this by enumerating every single input sharing $(\boldsymbol{x}^*, \boldsymbol{y}^*)$. For each input sharing, we compute the probability distribution of the glitch extended probes of an observation set of two outputs $(t_2 = 2)$. For example, for observation set $\{z_0, z_1\}$, we investigate the distribution of $\{t_{0,0}, t_{0,1}, t_{0,2}, t_{1,0}, t_{1,1}, t_{1,2}\}$. For Eqn. (19) to be satisfied, this distribution must be identical for each input sharing. This is not the case. On the other hand, the distribution of $\{z_0, z_1\}$ itself *is* identical for each input sharing $(\boldsymbol{x}^*, \boldsymbol{y}^*)$, *i.e.* $I(\{z_0, z_1\}; (\boldsymbol{x}, \boldsymbol{y})) = 0$. Hence, a register is indeed needed before the output. In that case $\{t_{0,0}, t_{0,1}, t_{0,2}, t_{1,0}, t_{1,1}, t_{1,2}\}$ is the extended probe of an observation set that corresponds to two *intermediate* wires, *i.e.* $t_2 = 0$. We

Table 5: Scaled probability distributions of the glitch extended probe of observation set $\{[z_0]_{reg}, t_{0,1}\}$

				$p(z_0)$	x_0, x_0, y_0	$y_1 x^*,$	$oldsymbol{y}^{*})$		
(y_1^*, x_0^*)	$(x_1^*, x_2^*, y_0^*, y_2^*)$	000	001	010	011	100	101	110	111
(0,0)	*	4	4	0	0	0	0	0	0
(0,1)	*	0	0	4	4	0	0	0	0
(1,0)	*	0	0	0	0	4	4	0	0
(1,1)	*	0	0	0	0	0	0	4	4

enumerate all possible $(x_0^*, x_1^*, y_0^*, y_1^*)$. For each, we check that the probability distribution of $\{t_{0,0}, t_{0,1}, t_{0,2}, t_{1,0}, t_{1,1}, t_{1,2}\}$ is identical for each (x_2^*, y_2^*) . This is the case, hence the conditional mutual information of the glitch extended probe with input shares (x_2, y_2) is zero:

 $I(\{t_{0,0}, t_{0,1}, t_{0,2}, t_{1,0}, t_{1,1}, t_{1,2}\}; (x_2, y_2)|(x_0, x_1, y_0, y_1)) = 0$

As a final example, consider the observation set $\{[z_0]_{reg}, t_{0,1}\}$ consisting of one output wire and one intermediate wire $(t_2 = 1)$. Its glitch extended probe is $\{z_0, x_0, y_1\}^2$. For each fixed (x_0^*, y_1^*) , we find that the probability distribution of $\{z_0, x_0, y_1\}$ is constant for each $(x_1^*, x_2^*, y_0^*, y_2^*)$. The distributions are shown in Table 5. Hence

$$I(\{z_0, x_0, y_1\}; (x_1, x_2, y_0, y_2) | (x_0, y_1)) = 0$$

Moreover, since we are working with uniform shares, there is no need to fix (x_0, y_1) . The probability distribution $p(z_0, x_0, y_1 | x_1^*, x_2^*, y_0^*, y_2^*)$ is (4, 4, 4, 4, 4, 4, 4, 4, 4) for any $(x_1^*, x_2^*, y_0^*, y_2^*)$, hence $I(\{z_0, x_0, y_1\}; (x_1, x_2, y_0, y_2)) = 0$.

This example does not tell us more than the proof already given in [FGMDP⁺18] but serves to illustrate that Property 5 could be used to create similar proofs in a more automated way.

5 Using Glitch Immunity to Detect Flawed Masking Schemes

In this section we describe how we can use d-glitch immunity to validate a masked hardware circuit. One has to check whether the distributions of sets of input wires corresponding to different secrets are identical or not (cf. Eqn (1)).

5.1 Description

We develop an application which uses the property of glitch immunity to detect flaws in masked hardware implementations. The application takes the HDL description of a circuit directly as input and needs no other user-provided information apart from the required security order *d*. We describe two parts: a *preprocessing* step prepares the input for the *flaw detection* step.

Preprocessing. The preprocessing step parses the HDL code and builds a software implementation (in c), which can simulate the entire circuit at bit level. This means that by using this c code during verification, we even consider glitches occurring at the bit level in larger field operations (*e.g.* $GF(2^8)$). Apart from the circuit itself, the preprocessing step also extracts from the netlist a list of all register inputs q_i and the corresponding glitch-extended probes \mathcal{R}_i , *i.e.* the set of inputs to the combinational block C_i that determines wire q_i . The c implementation is generated such that for a given circuit, it

 $^{^2\}mathrm{The}$ random input has no influence on the probability distributions.

can compute the exact values of all registers r_i and use these to construct samples for probability distributions. Per simulation (k), one sample $sample_I^k$ is created for each unique *d*-tuple of intermediate register wires and circuit outputs $Q_I = \{q_{i_1}, q_{i_2}, \ldots, q_{i_d}\}$ and its corresponding set of glitch extended probes $\mathcal{R}_I = \mathcal{R}_{i_1} \cup \mathcal{R}_{i_2} \ldots \cup \mathcal{R}_{i_d}$. Concatenating the values on the wires in \mathcal{R}_I results in a sample of width $|\mathcal{R}_I|$. Different probe combinations thus result in samples of different widths, but the width of each probe combination is the same for each simulation. The probe \mathcal{R}_I can be a combination of random inputs, public values and shares of various sensitive variables. The specific role of each wire is unimportant and does not need to be tracked.



Figure 4: How to use glitch immunity to detect flaws.

Flaw Detection. The flaw detection step uses the prepared software implementation to simulate the circuit for different inputs and to collect the samples of glitch extended probes. The application keeps two histograms for each possible *d*-probe Q_I . The histograms corresponding to different probes have a different support because of the variable length of the probes $|\mathcal{R}_I|$. In simulation *k* of the circuit, the application receives one sample per probe $(sample_I^k)$. The sample is added to one of the two histograms, depending on the value of the unshared (secret) input *x*. This is illustrated in Figure 4. A circuit with *K* input wires requires 2^K simulations. When all simulations are complete, the two histograms are compared for each probe. If a probe is found for which the histograms do not match, the circuit is not *d*-glitch immune. The circuit is *d*-glitch-extended probing secure if for each *d*-probe, the histograms are identical for each secret. Note that the functionality of this part is independent of the security order *d*. It builds and compares histograms based on variable-width samples it receives from the software implementation. Whether these samples were built from one, two or three probes in the preprocessing step, is of no consequence.

Optimizations. It is possible that different wires in the circuit have the same set of inputs $(\mathcal{R}_i = \mathcal{R}_j \text{ for } i \neq j)$. Also by concatenating different glitch extended probes for higher order security, it is possible to obtain duplicates $(\mathcal{R}_i \cup \mathcal{R}_j = \mathcal{R}_k \cup \mathcal{R}_l \text{ for } i \neq j \neq k \neq l)$. We avoid redundant samples by removing all but one copy of each \mathcal{R}_I from the final list of probes.

The c implementation simulates the circuit at bit level, *i.e.* each multiple-bit variable has been split into single-bit variables and only bitwise operators (AND,OR,NOT,XOR) are used. This allows us to bitslice the simulation: using for example 32-bit integers, we can simulate the circuit for 32 different inputs in parallel on a single core.

Flaw detection vs. validation. We point out the stark contrast between two use cases of glitch immunity. On the one hand, the condition is very effective in detecting flaws or equivalently in "proving" that a circuit is insecure. When a flaw is present, it does not take a lot of effort or time to find it since for large circuits, many optimizations are possible to speed up the process. For example, one can first compare distributions only on a certain subset of the support. Only if the distributions are the same on such a subset of the support, we proceed with a different subset, and so on. This divide-and-conquer method can be distributed among several cores/workers.

On the other hand, glitch immunity is also able to *prove* the security of a circuit. In this case, there are no shortcuts to be made and one must exhaust all inputs and compare *exact* and complete histograms. This can be a very slow process for complex circuits.

In what follows, we demonstrate both use cases for small and larger gadgets.

5.2 Small Gadgets: Provable Security

For small gadgets and small security order d, it is feasible to verify d-glitch immunity exhaustively for every d-tuple of register input wires $(q_{i_1}, \ldots, q_{i_d})$. By "exhaustive", we mean we can simulate the circuit for every possible shared input (including fresh random inputs) and build the *exact* joint probability distributions for the glitch-extended probes $\mathcal{R}_I = \mathcal{R}_{i_1} \cup \mathcal{R}_{i_2} \cup \ldots \cup \mathcal{R}_{i_d}$. We then compare these probability distributions for different secrets and if they are not identical, we corroborate that there is a dependency on the secret which *could* result in leakage of sensitive information through some glitch function on those inputs. On the other hand, when the probability distributions of all input sets \mathcal{R}_I are identical for each secret, one can conclude with certainty that the gadget is *provably* secure.

Examples. We are able to exhaustively validate small gates such as the Domain-Oriented-Masking (DOM) AND-gate [GMK16] (with 2 or 3 shares) and the first-order secure Keccak S-box from [GSM17] within 0.02 seconds. A 4-share DOM AND gate is verified within 0.3 seconds. It is much more interesting to look at a flawed example such as the higher-order threshold implementation described in [BGN⁺14].

Application to Higher-Order Threshold Implementations. This higher-order secure KATAN construction has been discussed in depth in other works [SM15, RBN⁺15, Rep16] and it is well known that it exhibits a multi-variate flaw. In particular, the authors of [RBN⁺15] claim that the secret is leaked when the construction is iterated and one combines probes from cycle 1 and cycle 7. Using the above described method, we now find that multiple iterations are not needed and that multi-variate leakage of the secret occurs even within one iteration of the round function, i.e. by combining probes from cycle 1 and cycle 2. We recall the mini-cipher described in [RBN⁺15, Eq. (5)], which targets second-order security. The round function receives three inputs a, b, c, each in five shares. The circuit computes a five-share representation of $d = ab \oplus c$. This is done in two stages. In the first step, d is computed in ten shares:

$d_0=c_1\oplus a_1b_1\oplus a_0b_1\oplus a_1b_0$	$d_1 = c_2 \oplus a_2 b_2 \oplus a_0 b_2 \oplus a_2 b_0$
$d_2=c_3\oplus a_3b_3\oplus a_0b_3\oplus a_3b_0$	$d_3 = c_0 \oplus a_0 b_0 \oplus a_0 b_4 \oplus a_4 b_0$
$d_4 = a_1 b_2 \oplus a_2 b_1$	$d_5 = a_1 b_3 \oplus a_3 b_1$

$d_6=c_4\oplus a_4b_4\oplus a_1b_4\oplus a_4b_1$	$d_7 = a_2 b_3 \oplus a_3 b_2$
$d_8 = a_2 b_4 \oplus a_4 b_2$	$d_9 = a_3 b_4 \oplus a_4 b_3$

The ten shares are stored in registers for the sake of non-completeness. Next, they are compressed back to five shares $(\tilde{d}_0, \ldots, \tilde{d}_4)$ by $\tilde{d}_i = d_i$ for i < 4 and $\tilde{d}_4 = d_4 \oplus d_5 \oplus d_6 \oplus d_7 \oplus d_8 \oplus d_9$. Now, consider two (glitch-extended) probes: the first on $q_1 = \tilde{d}_4$, *i.e.* $\mathcal{R}_1 = \{d_4, d_5, d_6, d_7, d_8, d_9\}$ and a second on $q_2 = b_0$, *i.e.* $\mathcal{R}_2 = \{b_0\}$. We detect that the joint probability distribution of $\mathcal{R}_1 \cup \mathcal{R}_2 = \{d_4, d_5, d_6, d_7, d_8, d_9, b_0\}$ is not independent of the secret. Recall that our condition assumes the worst possible glitch function, which does not necessarily occur in the circuit. However, in this case we find that it only takes a glitch on \tilde{d}_4 that reveals the intermediate result $d_4 \oplus d_9$. Indeed, the joint distribution of $(d_4 \oplus d_9, b_0)$ depends on the unshared secret *b*. The single round function circuit is therefore not second-order secure in the presence of glitches. We use a single core of a 3.2 GHz Intel Core i5-6500 CPU. It takes 2,1 seconds to find the flaw. We can correct the compression phase as follows:

$$\begin{split} \tilde{d}_0 &= d_0 \oplus d_4 \\ \tilde{d}_1 &= d_1 \oplus d_7 \\ \tilde{d}_2 &= d_2 \oplus d_9 \\ \tilde{d}_3 &= d_3 \oplus d_8 \\ \tilde{d}_4 &= d_5 \oplus d_6 \end{split}$$

It takes 12,5 seconds to enumerate all glitch extended probe tuples and compute the exact joint probability distributions for every secret input. With the new compression, the probability distributions are identical for each secret. Note that the gadget is still vulnerable when iterated, as discussed in [RBN⁺15].

5.3 Larger Circuits: Practical Security

Information theoretic vs computational security. In practice, it typically suffices to have computational security. It was for example noted by Daemen [Dae16a, Dae16b] that it is unclear how to exploit the non-uniformity in his initial Keccak S-box threshold implementation [BDPVA10]. The condition of glitch immunity is very amenable for this purpose. Instead of requiring a zero mutual information, we can bound the divergence between secret-conditional distributions.

$$\max |p(\mathcal{R}|x^{(0)}) - p(\mathcal{R}|x^{(1)})| \le \epsilon$$
(22)

where ϵ is an arbitrarily small number (*e.g.* 2⁻⁴⁰). This follows the reasoning that, if we need a lot of samples (measurements) to distinguish two secret-conditioned distributions in a noiseless simulation, an attacker will also need at least as many traces during DPA. Eqn. (4) can be seen as an extreme version of Eqn. (22) when setting $\epsilon = 0$.

Practical Verification. The number of inputs to a masked circuit can easily grow to a point where exhaustive simulation becomes infeasible. In that case, we draw random inputs to feed to the software implementation. We still enumerate every possible *d*-tuple of register input wires $Q_I = \{q_{i_1}, \ldots, q_{i_d}\}$ and verify the condition for the corresponding sampled distribution of \mathcal{R}_I . Since these distributions are not exact, a zero mutual information is highly unlikely, even if there is no flaw. The significance of a non-zero mutual information is typically measured using Pearson's chi-squared test. For each pair of histograms, we therefore use such a test to verify the null hypothesis that "the two distributions are identical". Our implementation is similar to the one described in [MRSS18]. We compute

19

the p-value of the test, which records the probability of our observations under the null hypothesis. We reject the null hypothesis if the p-value is below a threshold (in this case 10^{-5}). As in [BCD⁺13, MRSS18], we perform the hypothesis test using two plaintext classes: one fixed and one random, although fixed versus fixed is also possible.

Distinction from TVLA. The statistical approach on big circuits implies that it cannot be used for showing *provable* security. However, the verification is extremely informative and relevant for *practical* security evaluation. It is ortogonal and not to be compared to tests done in a noisy lab environment $[BCD^+13]$ since our approach achieves a lot more accuracy and genericity. Firstly, we assume an ideal noise-free world, independent of the physical aspects implying that we do not need to repeat the test as the layout, library, device etc. change. Moreover, the chi-squared test is much more powerful than the moment-based t-test in its ability to detect any dependency of distributions on the secret. Note also the difference with the TVLA methodology either used in practical evaluations [BCD⁺13] or in simulation [Rep16]. There, one constructs a set of traces once and evaluates d^{th} -order security by comparing the different order moments of the samples. In contrast, for each security order d, we build different samples and compare entire probability distributions, not only statistical moments. It is as if we leak entire glitch-extended probes under an identity leakage model to an adversary in a noiseless environment and verify whether the secret can be distinguished from this. We demonstrate the condition's ability to find flaws with some examples below.

Application to higher-order threshold implementations. We repeat the experiment from § 5.2, but this time with the statistical approach. We perform a fixed versus random test with fixed input (a, b, c) = (0, 0, 0). It only takes 0,5 seconds to detect the flaw, when simulating 100 000 times with random inputs. The sample where the dependency is detected corresponds to that found by the exact method. The chi-square statistic χ and degrees of freedom ν are respectively 30 068.8 and 2047, corresponding to a p-value of 0.0.

Application to the Keccak round function. We further verify the condition in the firstorder secure *round function* of a Keccak implementation from [GSM17], which was shown to be insecure in the presence of glitches due to a missing register stage in [ABP⁺18]. We simulate not only the S-box but the whole round function, including all linear operations, since they introduce dangerous dependencies in the inputs to the non-linear blocks. The circuit thus has a 200-bit input in two shares as well as 200 bits of randomness as input. We simulate the round function 1 million times and indeed detect the flaw (p-value 0.0) at the input of the non-linear blocks. This takes approximately 3 minutes.

5.4 Advantages and Extensions

Ease of use and types of masking. A considerable advantage of glitch immunity, is that we do not need to know the "roles" of the wires, *i.e.* which share and which variable a wire belongs to. The application only needs to know which wires are combined in a combinational block and this is easily derived from the netlist. This is in contrast with tools that must prove for example non-completeness or non-interference. In those cases, the analyzer needs to know not only which share is carried by each wire but also which sets of wires carry shares of the same secret. The more user-provided input needed, the more room for human error. Another consequence is that the verification is independent of the type of masking (Boolean, multiplicative, polynomial, ...) used in the circuit. Other tools publicly available today assume a Boolean masking (*e.g.* [BGI⁺18]).

Non-uniform sharings. Recall that uniformity is not a necessary condition for security. By adapting the distribution we draw random inputs from, glitch immunity can also be used to validate the security of low entropy masking schemes. These have only been studied for application in software. Given Lemma 1, investigating low entropy masking for hardware is an interesting direction for future work.

Possibility for leakage functions. A further tradeoff can be made between the accuracy and the efficiency of the verification. While we normally build probability distributions for the exact glitch extended probes, we can also replace this "identity function" by another leakage function, such as for example the Hamming weight. This reduces the histogram sizes considerably and thus allows for *practical* security evaluation of even larger circuits.

Possibility for software implementations. Finally, the above approach can naturally also be used to verify the probing security of masked software implementations. Instead of investigating the joint probability distribution of glitch extended probes \mathcal{R}_I , we then simply create histograms for the normal probes \mathcal{Q}_I . We consider for example the third-order Boolean-to-arithmetic masking conversion from Hutter and Tunstall [HT16]³, which was proven to be flawed by [Cor17]. We create a netlist of Algorithm 3 for the field $GF(2^2)$ and feed it to the application. With 1 000 simulations in 10 seconds, a dependency is detected in the probe (V_{26}, V_{34}, V_{37}) (where we use the notation from [HT16, App. B]) with $\chi = 174, \nu = 7$ and thus the p-value is 0.0. We also perform 100 000 and 10 million simulations of the second-order conversion [HT16, Alg. 2]. This takes respectively 28.6 seconds and 4 minutes 51 seconds. No flaw is detected as the minimum p-value is around 0.002418 in both cases.

Comparison to Previous Work. While no explicit condition such as Property 1 is given in the description of the Formal Verification tool of Bloem *et al.* [BGI⁺18], its objective is essentially the same, *i.e.* they are both testing independence of worst-case glitch functions of the secret, but with radically different approaches. In [BGI⁺18], the dependency of all inputs (not just secrets but also masks, public variables, ...) is tracked through the circuit. The masking is assumed to be Boolean. For higher-order security, Bloem *et al.* require a SAT solver to investigate combinations of up to *d* gates. In contrast, using Property 1 implies *detecting* dependencies of the secret rather than *tracking* all dependencies. Verifying glitch immunity through the collection of samples is extremely suitable for parallelization compared to a SAT-based approach. Glitch immunity does not assume any particular type of masking. And its extension from first-order to higher-order security is minimal. Finally, the notion of mutual information allows the analyzer to choose between provable security and various levels of practical security.

The flaw detection ability of glitch immunity is related to the methodology of Reparaz [Rep16], but extends it by taking glitches into account.

6 Conclusion

In this work, we revisited an information-theoretic approach to d-probing security and extended it to include glitches. The result is a concept of d-glitch immunity, the first necessary and *sufficient* condition for d-probing security in the presence of glitches.

We related glitch immunity to the security properties that form the basis of threshold implementations. While non-completeness is necessary and implied in glitch immunity, we showed that uniformity is not a necessary condition.

 $^{^{3}}$ Version of 22 Dec 2016

We redefined the software security notions of (strong) non-interference in the informationtheoretic framework. We extended the definitions to include glitches and introduced the concept of d-glitch strong non-inteference, a sufficient condition for composability of hardware gadgets.

Finally, we demonstrated how glitch immunity can be used both for proving the security of small gadgets and for flaw detection in larger circuits.

Acknowledgements

This work was supported in part by the NIST Research Grant 60NANB15D346. Oscar Reparaz and Begül Bilgin are postdoctoral fellows of the Fund for Scientific Research - Flanders (FWO) and Lauren De Meyer is funded by a PhD fellowship of the FWO. The authors would like to thank Thomas De Cnudde, François-Xavier Standaert and Vincent Rijmen for fruitful discussions.

References

- [ABP⁺18] Victor Arribas, Begül Bilgin, George Petrides, Svetla Nikova, and Vincent Rijmen. Rhythmic Keccak: SCA security and low latency in HW. IACR Trans. Cryptogr. Hardw. Embed. Syst., 2018(1):269–290, 2018.
- [AG01] Mehdi-Laurent Akkar and Christophe Giraud. An implementation of DES and aes, secure against some attacks. In Çetin Kaya Koç, David Naccache, and Christof Paar, editors, Cryptographic Hardware and Embedded Systems
 CHES 2001, Third International Workshop, Paris, France, May 14-16, 2001, Proceedings, volume 2162 of Lecture Notes in Computer Science, pages 309–318. Springer, 2001.
- [ANR17] Victor Arribas, Svetla Nikova, and Vincent Rijmen. VerMI: Verification tool for masked implementations. *IACR Cryptology ePrint Archive*, 2017:1227, 2017.
- [BBD⁺15] Gilles Barthe, Sonia Belaïd, François Dupressoir, Pierre-Alain Fouque, Benjamin Grégoire, and Pierre-Yves Strub. Verified proofs of higher-order masking. In Elisabeth Oswald and Marc Fischlin, editors, Advances in Cryptology - EUROCRYPT 2015 - 34th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Sofia, Bulgaria, April 26-30, 2015, Proceedings, Part I, volume 9056 of Lecture Notes in Computer Science, pages 457–485. Springer, 2015.
- [BBD⁺16] Gilles Barthe, Sonia Belaïd, François Dupressoir, Pierre-Alain Fouque, Benjamin Grégoire, Pierre-Yves Strub, and Rébecca Zucchini. Strong noninterference and type-directed higher-order masking. In Edgar R. Weippl, Stefan Katzenbeisser, Christopher Kruegel, Andrew C. Myers, and Shai Halevi, editors, Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, Vienna, Austria, October 24-28, 2016, pages 116–129. ACM, 2016.
- [BBFG18] Gilles Barthe, Sonia BelaÃŕd, Pierre-Alain Fouque, and Benjamin GrÃľgoire. maskverif: a formal tool for analyzing software and hardware masked implementations. Cryptology ePrint Archive, Report 2018/562, 2018.
- [BBP⁺16] Sonia Belaïd, Fabrice Benhamouda, Alain Passelègue, Emmanuel Prouff, Adrian Thillard, and Damien Vergnaud. Randomness complexity of private

circuits for multiplication. In Marc Fischlin and Jean-Sébastien Coron, editors, Advances in Cryptology - EUROCRYPT 2016 - 35th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Vienna, Austria, May 8-12, 2016, Proceedings, Part II, volume 9666 of Lecture Notes in Computer Science, pages 616–648. Springer, 2016.

- [BCD⁺13] G Becker, J Cooper, E DeMulder, G Goodwill, J Jaffe, G Kenworthy, T Kouzminov, A Leiserson, M Marson, P Rohatgi, et al. Test vector leakage assessment (TVLA) methodology in practice. In *International Cryptographic Module Conference*, volume 1001, page 13, 2013.
- [BDPVA10] Guido Bertoni, Joan Daemen, Michaël Peeters, and Gilles Van Assche. Building power analysis resistant implementations of Keccak. In Second SHA-3 candidate conference, volume 3, page 2. Citeseer, 2010.
- [Bel15] Sonia Belaïd. Security of Cryptosystems Against Power-Analysis Attacks. (Sécurité des cryptosystèmes contre les attaques par analyse de courant). PhD thesis, École Normale Supérieure, Paris, France, 2015.
- [BFGV12] Josep Balasch, Sebastian Faust, Benedikt Gierlichs, and Ingrid Verbauwhede. Theory and practice of a leakage resilient masking scheme. In Xiaoyun Wang and Kazue Sako, editors, Advances in Cryptology - ASIACRYPT 2012 - 18th International Conference on the Theory and Application of Cryptology and Information Security, Beijing, China, December 2-6, 2012. Proceedings, volume 7658 of Lecture Notes in Computer Science, pages 758-775. Springer, 2012.
- [BGI⁺18] Roderick Bloem, Hannes Groß, Rinat Iusupov, Bettina Könighofer, Stefan Mangard, and Johannes Winter. Formal verification of masked hardware implementations in the presence of glitches. In Jesper Buus Nielsen and Vincent Rijmen, editors, Advances in Cryptology EUROCRYPT 2018 37th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Tel Aviv, Israel, April 29 May 3, 2018 Proceedings, Part II, volume 10821 of Lecture Notes in Computer Science, pages 321–353. Springer, 2018.
- [BGN⁺14] Begül Bilgin, Benedikt Gierlichs, Svetla Nikova, Ventzislav Nikov, and Vincent Rijmen. Higher-order threshold implementations. In Palash Sarkar and Tetsu Iwata, editors, Advances in Cryptology - ASIACRYPT 2014 -20th International Conference on the Theory and Application of Cryptology and Information Security, Kaoshiung, Taiwan, R.O.C., December 7-11, 2014, Proceedings, Part II, volume 8874 of Lecture Notes in Computer Science, pages 326–343. Springer, 2014.
- [Bil15] Begül Bilgin. Threshold implementations : as countermeasure against higher-order differential power analysis. PhD thesis, University of Twente, Enschede, Netherlands, 2015.
- [Cor17] Jean-Sébastien Coron. High-order conversion from Boolean to arithmetic masking. In Wieland Fischer and Naofumi Homma, editors, Cryptographic Hardware and Embedded Systems - CHES 2017 - 19th International Conference, Taipei, Taiwan, September 25-28, 2017, Proceedings, volume 10529 of Lecture Notes in Computer Science, pages 93–114. Springer, 2017.
- [Cor18] Jean-Sébastien Coron. Formal verification of side-channel countermeasures via elementary circuit transformations. In Bart Preneel and Frederik

Vercauteren, editors, Applied Cryptography and Network Security - 16th International Conference, ACNS 2018, Leuven, Belgium, July 2-4, 2018, Proceedings, volume 10892 of Lecture Notes in Computer Science, pages 65–82. Springer, 2018.

- [Dae16a] Joan Daemen. On non-uniformity in threshold schemes. https: //www.cosic.esat.kuleuven.be/events/acm-ccs2016/wp-content/ uploads/sites/4/2016/11/nonUniformVienna.pdf, 2016. Talk.
- [Dae16b] Joan Daemen. On non-uniformity in threshold sharings. In Begül Bilgin, Svetla Nikova, and Vincent Rijmen, editors, Proceedings of the ACM Workshop on Theory of Implementation Security, TIS@CCS 2016 Vienna, Austria, October, 2016, page 41. ACM, 2016.
- [FGMDP⁺18] Sebastian Faust, Vincent Grosso, Santos Merino Del Pozo, Clara Paglialonga, and François-Xavier Standaert. Composable masking schemes in the presence of physical defaults & the robust probing model. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2018(3):89–120, Aug. 2018.
- [GM10] Berndt M. Gammel and Stefan Mangard. On the duality of probing and fault attacks. J. Electronic Testing, 26(4):483–493, 2010.
- [GMK16] Hannes Groß, Stefan Mangard, and Thomas Korak. Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order. *IACR Cryptology ePrint Archive*, 2016:486, 2016.
- [GSM17] Hannes Groß, David Schaffenrath, and Stefan Mangard. Higher-order side-channel protected implementations of KECCAK. In Hana Kubátová, Martin Novotný, and Amund Skavhaug, editors, Euromicro Conference on Digital System Design, DSD 2017, Vienna, Austria, August 30 - Sept. 1, 2017, pages 205–212. IEEE Computer Society, 2017.
- [HT16] Michael Hutter and Michael Tunstall. Constant-time higher-order Booleanto-arithmetic masking. *IACR Cryptology ePrint Archive*, 2016:1023, 2016.
- [ISW03] Yuval Ishai, Amit Sahai, and David A. Wagner. Private circuits: Securing hardware against probing attacks. In Dan Boneh, editor, Advances in Cryptology - CRYPTO 2003, 23rd Annual International Cryptology Conference, Santa Barbara, California, USA, August 17-21, 2003, Proceedings, volume 2729 of Lecture Notes in Computer Science, pages 463–481. Springer, 2003.
- [KJJ99] Paul C. Kocher, Joshua Jaffe, and Benjamin Jun. Differential power analysis. In Michael J. Wiener, editor, Advances in Cryptology - CRYPTO '99, 19th Annual International Cryptology Conference, Santa Barbara, California, USA, August 15-19, 1999, Proceedings, volume 1666 of Lecture Notes in Computer Science, pages 388–397. Springer, 1999.
- [Koc96] Paul C. Kocher. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In Neal Koblitz, editor, Advances in Cryptology
 CRYPTO '96, 16th Annual International Cryptology Conference, Santa Barbara, California, USA, August 18-22, 1996, Proceedings, volume 1109 of Lecture Notes in Computer Science, pages 104–113. Springer, 1996.
- [MM13] Amir Moradi and Oliver Mischke. On the simplicity of converting leakages from multivariate to univariate - (case study of a glitch-resistant masking scheme). In Guido Bertoni and Jean-Sébastien Coron, editors, *Cryptographic*

Hardware and Embedded Systems - CHES 2013 - 15th International Workshop, Santa Barbara, CA, USA, August 20-23, 2013. Proceedings, volume 8086 of Lecture Notes in Computer Science, pages 1–20. Springer, 2013.

- [MPG05] Stefan Mangard, Thomas Popp, and Berndt M. Gammel. Side-channel leakage of masked CMOS gates. In Alfred Menezes, editor, Topics in Cryptology - CT-RSA 2005, The Cryptographers' Track at the RSA Conference 2005, San Francisco, CA, USA, February 14-18, 2005, Proceedings, volume 3376 of Lecture Notes in Computer Science, pages 351–365. Springer, 2005.
- [MRSS18] Amir Moradi, Bastian Richter, Tobias Schneider, and François-Xavier Standaert. Leakage detection with the x2-test. *IACR Trans. on Cryptographic Hardware and Embedded Systems*, 2018(1), 2018.
- [NRR06] Svetla Nikova, Christian Rechberger, and Vincent Rijmen. Threshold implementations against side-channel attacks and glitches. In Peng Ning, Sihan Qing, and Ninghui Li, editors, Information and Communications Security, 8th International Conference, ICICS 2006, Raleigh, NC, USA, December 4-7, 2006, Proceedings, volume 4307 of Lecture Notes in Computer Science, pages 529–545. Springer, 2006.
- [PGA06] Emmanuel Prouff, Christophe Giraud, and Sébastien Aumônier. Provably secure s-box implementation based on fourier transform. In Louis Goubin and Mitsuru Matsui, editors, Cryptographic Hardware and Embedded Systems - CHES 2006, 8th International Workshop, Yokohama, Japan, October 10-13, 2006, Proceedings, volume 4249 of Lecture Notes in Computer Science, pages 216–230. Springer, 2006.
- [RBN⁺15] Oscar Reparaz, Begül Bilgin, Svetla Nikova, Benedikt Gierlichs, and Ingrid Verbauwhede. Consolidating masking schemes. In Rosario Gennaro and Matthew Robshaw, editors, Advances in Cryptology - CRYPTO 2015 -35th Annual Cryptology Conference, Santa Barbara, CA, USA, August 16-20, 2015, Proceedings, Part I, volume 9215 of Lecture Notes in Computer Science, pages 764–783. Springer, 2015.
- [Rep16] Oscar Reparaz. Detecting flawed masking schemes with leakage detection tests. In Thomas Peyrin, editor, Fast Software Encryption - 23rd International Conference, FSE 2016, Bochum, Germany, March 20-23, 2016, Revised Selected Papers, volume 9783 of Lecture Notes in Computer Science, pages 204–222. Springer, 2016.
- [RP10] Matthieu Rivain and Emmanuel Prouff. Provably secure higher-order masking of AES. In Stefan Mangard and François-Xavier Standaert, editors, *Cryptographic Hardware and Embedded Systems, CHES 2010, 12th International Workshop, Santa Barbara, CA, USA, August 17-20, 2010. Proceedings*, volume 6225 of Lecture Notes in Computer Science, pages 413–427. Springer, 2010.
- [Sie84] Thomas Siegenthaler. Correlation-immunity of nonlinear combining functions for cryptographic applications. *IEEE Trans. Information Theory*, 30(5):776–780, 1984.
- [SM15] Tobias Schneider and Amir Moradi. Leakage assessment methodology a clear roadmap for side-channel evaluations. *IACR Cryptology ePrint Archive*, 2015:207, 2015.

[SP06] Kai Schramm and Christof Paar. Higher order masking of the AES. In David Pointcheval, editor, Topics in Cryptology - CT-RSA 2006, The Cryptographers' Track at the RSA Conference 2006, San Jose, CA, USA, February 13-17, 2006, Proceedings, volume 3860 of Lecture Notes in Computer Science, pages 208–225. Springer, 2006.