# Valiant's Universal Circuits Revisited: an Overall Improvement and a Lower Bound 

Shuoyao Zhao ${ }^{1}$, Yu Yu ${ }^{1}$, Jiang Zhang ${ }^{2}$, and Hanlin Liu ${ }^{1}$<br>${ }^{1}$ Shanghai Jiao Tong University<br>${ }^{2}$ State Key Laboratory of Cryptology, P.O. Box 5159, Beijing 100878, China<br>E-mail: \{yuyuathk, jiangzhang09\}@gmail.com


#### Abstract

A universal circuit (UC) is a general-purpose circuit that can simulate arbitrary circuits (up to a certain size $n$ ). At STOC 1976 Valiant presented a graph theoretic approach to the construction of UCs, where a UC is represented by an edge universal graph (EUG) and is recursively constructed using a dedicated graph object (referred to as supernode). As a main end result, Valiant constructed a 4-way supernode of size 19 and an EUG of size $4.75 n \log n$ (omitting smaller terms), which remained the most size-efficient even to this day (after more than 4 decades).

Motivated by the emerging applications of UCs in various privacy preserving computation scenarios, we revisit Valiant's universal circuits, and propose a size-optimal 4-way supernode of size 18, and an EUG of size $4.5 n \log n$. As a practical consequence, we reduce the size of universal circuits (and the number of AND gates) by more than $5 \%$ in general (rather than just for small-size circuits in particular), and thus improve upon the efficiency of UC-based cryptographic applications accordingly. Our approach to the design of optimal supernodes is computer aided (rather than by hand as in previous works), which might be of independent interests. As a complement, we give lower bounds on the size of EUGs and UCs in Valiant's framework, which significantly improves upon the generic lower bound on UC size and therefore reduces the gap between theory and practice of universal circuits.


Keywords: Universal Circuits • Private Function Evaluation • Multiparty Computation.

## 1 Introduction

A universal circuits (UC) refers to a circuit that can be programmed to simulate any Boolean circuit $C$ up to a given size. That is, a UC takes as input program bits $p_{\mathrm{C}}$ (that encodes C ) in addition to an input $x$, and produces as output $\mathrm{UC}\left(x, p_{\mathrm{C}}\right)=\mathrm{C}(x)$. This is analogous to a central processing unit (CPU) that carries out the computations specified by the instructions of a computer program.

### 1.1 Applications of Universal Circuits

In addition to theoretical value, universal circuits have received sustained research interests and have been found useful in various privacy-preserving computation applications. We recall a few ones below, whose efficiency would benefit from the improvement of universal circuits.

Program Obfuscation Garg et al. [11] used UCs to construct universal branching programs which was in turn used to build a candidate indistinguishability obfuscation (iO). More recently Zimmerman [32] proposed an approach to obfuscation by viewing UC as a keyed program for circuit families.

Private Function Evaluation Universal circuits are an essential tool to transform a multi-party computation (MPC) protocol into one for private function evaluation (PFE). UC-based PFE was studied in [20] and was later improved and extended in $[22,6]$. A general framework for PFE protocols that allows for instantiations from various concrete protocols in different settings was proposed in [25] and was then extended to malicious adversary setting in [26]. Furthermore, the actively secure non-interactive secure computation (NISC) technique [1] can be applied to UC to realize actively secure non-interactive PFE, which is beyond the reach of the framework of $[25,26]$.

Batched Execution of 2PC Another interesting application of UC is efficient batch execution for secure two-party computation (2PC). The batch execution techniques $[18,21]$ were originally intended for amortizing the cost of maliciously secure garbled circuits for the same function, and UCs can now enable batched execution for circuits of different functions (realized by the same UC).

Universal Models of Computation Valiant's UCs motivated the design of universal parallel computers [10, 24]. Both depth-optimized [7] and size-optimized [29] approaches to UCs were adapted in [5] to universal quantum circuits.

Other Applications UCs were used to hide the functions in verifiable computation [8] and multi-hop homomorphic encryption [15], to hide queries in database management systems (DBMSs) [27,9] and to reduce verifier's preprocessing costs in NIZK argument [14]. Attrapadung [4] used UCs to transform the attributebased encryption (ABE) schemes for any polynomial-size circuits [12, 16] into ciphertext-policy ABE. UCs were also used to build the ABE scheme in [13].

### 1.2 Related Works

Valiant viewed a Boolean circuit as a directed acyclic graph (DAG) and introduced an edge-universal graph (EUG) that edge embeds arbitrary DAGs (of a
certain size) in a way that is analogous (and can be translated) to a universal circuit and its simulation of arbitrary circuits. Following Valiant and his follow-up works $[29,22,19,17]$, we assume WLOG that the circuit has $s$ inputs, $t$ outputs, $g$ gates of fan-in and fan-out 2 , and let $n=s+g$ be the main parameter. Valiant gave a recursive construction of EUGs (and UCs) based on a $k$-way supernode (a graph object based on EUG, abbreviated as SN) parameterized by some constant $k$. As the main results, Valiant constructed a 2 -way supernode of size 5 and a 4 -way supernode of size 19 , which gives rise to EUGs of size $5 n \log n$ and $4.75 n \log n$ respectively (and UCs of size approximately four times that of the corresponding EUGs, all omitting non-dominant terms). Later Cook and Hoover [7] gave a depth-preserving construction of UC with optimal depth $O(d)$ but larger size $O\left(n^{3} d / \log n\right)$, where $d$ is the depth of circuit simulated. More recently, there have been ongoing efforts of implementations and optimizations of UC under Valiant's framework. Kolesnikov and Schneider [20] proposed a practical UC with size-complexity roughly $0.25 n \log ^{2} n$ and gave first implementation of UC-based PFE under the Fairplay 2PC framework [23]. Despite not being asymptotically optimal their construction [20] outperforms Valiant's UC for small values of $n$ due to the small factor 0.25 . Lipmaa et al. [22,28] further brought down the size of Vailiant 4 -way UC from $19 n \log n$ to $18 \log n$ by reducing the number of XOR gates (while keeping the same number of AND gates). Moreover, Lipmaa et al. gave a general construction of $k$-way supernode and showed that their design has smallest size when $k=3.147$. Independent of Lipmaa et al.'s work [22], Kiss and Schneider [19] mainly focused on PFE, a prominent application of UC, for which the size of UC (and especially the number of AND gates) is significantly optimized. Further, they [19] borrowed building blocks from [20] and proposed hybrid constructions of UCs for circuits with long inputs and outputs. Günther et al. [17] implemented Valiant's 4-way UC and then provided a hybrid UC construction with further improved practical efficiency by combining Valiant's 2 -way and 4 -way UCs.

Table 1. A comparison of previous results and ours in terms of the sizes of 4 -way supernodes, EUGs, UCs and the number of AND gates, omitting non-dominant terms.

|  | $\|\mathrm{SN}(4)\|$ | $\left\|\mathrm{EUG}_{2}(n)\right\|$ | $\left\|\mathrm{UC}_{s, t}^{g}\right\|$ | \#(AND gates) |
| :--- | :---: | :---: | :---: | :---: |
| Valiant's UC [29] | 19 | $4.75 n \log n$ | $19 n \log n$ | $4.75 n \log n$ |
| Kolesnikov et al.[20] | N/A | $0.25 n \log ^{2} n$ | $n \log ^{2} n$ | $0.25 n \log ^{2} n$ |
| Lipmaa et al. [22] | 19 | $4.75 n \log n$ | $18 n \log n$ | $4.75 n \log n$ |
| Our result | 18 | $4.5 n \log n$ | $17.75 n \log n$ | $4.5 n \log n$ |

Valiant's 4 -way universal circuits remained to date the most efficient construction (i.e., $4.75 n \log n$ ). Motivated by aforementioned UC-based cryptographic applications, the efficiency improvement efforts towards making them practical and the trend of circuit size towards 10-million-gate or even trillion-gate scale (e.g., $[3,31]$ ), it is natural to raise the following question:

Can we build more efficient UCs with better constant factors (i.e., smaller than 4.75) and is there a tighter bound on the size of EUG in Valiant's framework?

### 1.3 Our Contributions

We propose an algorithm that automates the search for optimal $k$-way supernodes (practical for $k \leq 4$ ), which yields a 4 -way supernode of size 18 and depth 13 (as shown in Figure 1), improving upon the counterpart by Valiant [29] of size 19 and depth 14. Plugging it into Valiant's framework immediately brings down the size complexity of Valiant's UC (resp., EUG) from $19 n \log n$ (resp., $4.75 n \log n$ ) to $18 n \log n$ (resp., $4.5 n \log n$ ), where the size of UC $18 n \log n$ can be further reduced to $17.75 n \log n$ using the techniques from [22]. In general, our 4-way supernode achieves an overall improvement of more than $5 \%$ in graph (circuit) size, along with a reduction of over $6 \%$ in graph (circuit) depth as a by-product. We refer to Table 1 for a detailed comparison with related works. As far as secure computation scenarios such as MPC and PFE are concerned, a practical efficiency indicator would be the number of AND gates (i.e., excluding XOR gates) and in this respect our work is also currently the best (more than $5 \%$ improvement over previous works).

Although less comparable to the line work by Kolesnikov et al.[20], Kiss et al.[19] and Günther et al. [17] that focused on optimizing the efficiency of practical universal circuits, our supernode could be used in place of Valiant's one in applications that use 4 -way supernode as a blackbox (e.g., [17]) to achieve improvements accordingly. The engineering efforts of adapting existing implementations of Valiant's 4 -way UC to ours should be affordable by replacing the supernode components, thanks to the modularity of Valiant's framework.


Fig. 1. A 4-way size-optimal supernode (18 nodes excluding inputs and outputs).

Our approach to the design of supernodes is computer aided (rather than by hand as in previous works), which could be of independent interests. Although not specific to 4 -way supernodes, the time complexity of our algorithm when used in search of optimal $k$-way supernodes for $k \geq 5$ becomes impractically large. As a complement, we give a lower bound on the size of $k$-way supernodes
(over all $k$ 's), which in turn implies a lower bound on the size of universal circuit in the Valiant's framework. That is, the size of an $\mathrm{EUG}_{2}(n)$ (resp., UC) is lower bounded by $3.644 n \log n$ (resp., $14.576 n \log n$ ). We note that a generic lower bound on UC size $\Omega(n \log n)$ was folklore, where the hidden constant (implicit in [30, Theorem 8.1]) is quite small (about 1 as sketched in Section 4.1). We attribute this gap ( 14.576 vs .1 ) to that either the generic bound is not tight or Valiant's approach to UC construction, despite its generality and modularity, might be only asymptotically optimal (i.e., not having a good constant factor). Given that most existing UC constructions were built upon Valiant's framewrok, we believe that our lower bound can be of practical relevance. Finally, it is left as an interesting open problem whether the gap between our construction and proved lower bound, $4.5 n \log n$ vs. $3.644 n \log n$, can be further reduced.

## 2 Preliminaries and Valiant's UC Construction

In this section, we give basic notations and definitions about universal circuits and explain Valiant's construction of universal circuits for completeness and accessibility. We refer to [22] for an excellent exposition on Valiant's framework.

### 2.1 Notations and Definitions

Notations $|G|$ (resp., $|C|$ ) refers to the size of a graph $G$ (resp., circuit $C$ ), namely, the number of nodes (resp., gates) in $G$ (resp., $C$ ). $\mathrm{C}_{s, t}^{g}$ denotes a circuit with $s$ inputs, $t$ outputs and size up to $g$, and $\mathrm{UC}_{s, t}^{g}$ denotes a universal circuit which simulates arbitrary $\mathrm{C}_{s, t}^{g}$. $\mathrm{DAG}_{d}(n)$ is a Directed Acyclic Graph (DAG) of size $n$ and fan-in (and fan-out) $d$. Valiant [29] introduced Edge-Universal Graph (EUG) as defined in Definition 2 below. Loosely speaking, Universal Circuits to circuits is like Edge-Universal Graphs to Directed Acyclic Graphs. We use $\mathrm{EUG}_{d}(n)$ to denote an edge-universal graph that edge-embeds arbitrary $\mathrm{DAG}_{d}(n)$.

Definition 1 (Universal Circuit). A circuit $\mathrm{UC}_{s, t}^{g}$ is called a universal circuit, if for any circuit with $s$ inputs, $t$ outputs, size up to $g$ (denoted by $\mathrm{C}_{s, t}^{g}$ ), there exists a set of program bits $p \in\{0,1\}^{m}$ such that $\mathrm{UC}_{s, t}^{g}$ can be programmed to realize $\mathrm{C}_{s, t}^{g}$, i.e., $\forall x \in\{0,1\}^{s}, \mathrm{UC}_{s, t}^{g}(x, p)=\mathrm{C}_{s, t}^{g}(x)$.

Definition 2 (Edge-Universal Graphs). An edge-embedding $\varrho$ of $G=(V, E)$ into $G^{*}=\left(V^{*}, E^{*}\right)$ is a mapping that maps $V$ into $V^{*}$ one to one, and $E$ into directed paths in $G^{*}$ (i.e., $(i, j) \in E$ maps to a path from $\varrho(i)$ to $\left.\varrho(j)\right)$ that are pairwise edge-disjoint. A graph $G^{*}$ is an edge-universal graph for $\operatorname{DAG}_{d}(n)$ if it has distinguished poles $P_{1}, \ldots, P_{n}$ such that every $G \in \operatorname{DAG}_{d_{0}}\left(n_{0}\right)$, with $d_{0} \leq d$ and $n_{0} \leq n$, can be edge-embedded into $G^{*}$ by a mapping $\varrho$ such that $\varrho(i)=P_{i}$ for each $i \in V$. This should hold for any labeling of $G$.

Note that we have $\left|\mathrm{UC}_{s, t}^{g}\right|>g$ (resp., $\left|\mathrm{EUG}_{d}(n)\right|>n$ ) because $\mathrm{UC}_{s, t}^{g}$ (resp., $\left.\mathrm{EUG}_{d}(n)\right)$ simulates (resp., edge-embeds) any $\mathrm{C}_{s, t}^{g}$ (resp., $\mathrm{DAG}_{d}(n)$ ).


Fig. 2. A high-level view of Valiant universal circuit construction [22].

### 2.2 From Edge-Universal Graphs to Universal Circuits

As depicted in Fig 2, Valiant's UC construction consists of the following steps:

1. Construct a $\mathbf{U C}_{s, t}^{g}$ from an $\mathrm{EUG}_{2}(n)$, where $n=g+s$;
2. Construct an $\operatorname{EUG}_{2}(n)$ from an $\operatorname{EUG}_{1}(n)$;
3. Construct an $\operatorname{EUG}_{1}(n)$ given an $\mathrm{EUG}_{1}(\lceil n / k\rceil-1)$ for some constant $k$;
4. Repeat Step 3 recursively until reaching an EUG of some small size that can be trivially constructed.

Construct $\mathbf{U C}_{\boldsymbol{s}, \boldsymbol{t}}^{g}$ from EUG $_{\mathbf{2}}(\boldsymbol{n})$ To build a universal circuit $\mathbf{U C}_{s, t}^{g}$ from a $\mathrm{EUG}_{2}(n)^{3}$, each node in $\mathrm{EUG}_{2}(n)$ should be implemented by Boolean gates and each edge is a wire of $\mathrm{UC}_{s, t}^{g}$. The details are as follows.

- Each pole is implemented by a universal gate (UG). A 2-input UG supports any of the 16 possible gate types represented by the 4 control bits of the gate table $\left(c_{1}, c_{2}, c_{3}, c_{4}\right)$. It computes function $u g:\{0,1\}^{2} \times\{0,1\}^{4} \rightarrow\{0,1\}$ as follows:

$$
\begin{equation*}
u g\left(x_{1}, x_{2}, c_{1}, c_{2}, c_{3}, c_{4}\right)=\overline{x_{1} x_{2}} c_{1}+\overline{x_{1}} x_{2} c_{2}+x_{1} \overline{x_{2}} c_{3}+x_{1} x_{2} c_{4} \tag{1}
\end{equation*}
$$

A UG can be implemented with 3 AND and 6 XOR gates [22]. The control bits $c_{1}, c_{2}, c_{3}, c_{4}$ are part of the program bits of the universal circuit.

- Each common node with indegree and outdegree both 2 can be implemented by an X-switching gate, that computes $f_{X}:\{0,1\}^{2} \times\{0,1\} \rightarrow\{0,1\}^{2}$ (Figure 3a). The inputs of an X-switching gate are forwarded to its outputs, switched or not switched, depending on control bit $c$. This block can be implemented with 1 AND gate and 3 XOR gates (Figure 3c).
- Each common node with indegree 2 and outdegree 1 can be implemented by a Y-switching gate, that computes $f_{Y}:\{0,1\}^{2} \times\{0,1\} \rightarrow\{0,1\}$ (Figure 3b). A Y-switching gate takes as input two bits and produces one of them as output, depending on control bit $c$. This block can be implemented with 1 AND gate and 2 XOR gates (Figure 3d).
- Each common node with indegree 1 and outdegree 2 (i.e., splitter gate) is replaced by two outgoing wires to copy its input to the two outputs.
- Each common node with indegree 1 and outdegree 1 is replaced by a wire.

[^0]

Fig. 3. Switching gates and their circuit implementations.

This completes the construction of $\mathrm{UC}_{s, t}^{g}$ from $\mathrm{EUG}_{2}(n)$. It remains to show how $\mathrm{UC}_{s, t}^{g}$ simulates a given circuit $\mathrm{C}_{s, t}^{g}$ (as intended for a universal circuit), where simulation is essentially setting the input wires and the program (and control) bits for all universal gates and switching gates.

Simulate $\mathbf{C}_{s, t}^{g}$ using $\mathbf{U C}_{s, t}^{g}$ Following [29,22,17], we assume WLOG the circuits have fan-in/fan-out bounded by two, and it is well-known that any circuit of unbounded fan-in/fan-out can be transformed into a functionally equivalent one by paying reasonable prices in size and depth [29, Cor 3.1].

We model the circuit $\mathrm{C}_{s, t}^{g}$ as a graph $G_{C}=\left(V_{C}, E_{C}\right)$ where each input wire and each gate are represented as a node and each wire is represented by an edge in the graph. The derived graph is a $\mathrm{DAG}_{2}(n)$ with $n=s+g$. By Denition 2, it is possible to embed $G_{C}$ into an $\operatorname{EUG}_{2}(n)$, such that for every edge $\left(v_{i}, v_{j}\right) \in E_{C}$, there is a path from $v_{i}$ to $v_{j}$ that is edge-disjoint to other paths. These paths constitute set $Q=\left\{Q_{1}, Q_{2}, \ldots, Q_{\left|E_{C}\right|}\right\}$, which will be used to determine the control bits of the switching gates in $\mathrm{UC}_{s, t}^{g}$, the universal circuit corresponding to the $\mathrm{EUG}_{2}(n)$ above. We set the control bits and input wires as follow.

- Control bits of switching gates. For an X-(/Y-)switching gate $G_{S}$ of $\mathrm{UC}_{s, t}^{g}$, we denote by $N_{S}$ the corresponding node in $\mathrm{EUG}_{2}(n)$. If a path $Q_{i} \in Q$ passes through $N_{S}$, we set the control bit of $G_{S}$ to satisfy the direction of $Q_{i}$ through $N_{S} .{ }^{4}$ If no paths go through $N_{S}$, we can set arbitrary binary value for the control bit of $G_{S}$.

[^1]- Control bits of universal gates and input wires of universal circuit. For a universal gate $G_{U}$ of $\mathrm{UC}_{s, t}^{g}$, we denote by $N_{U}$ the corresponding pole in $\mathrm{EUG}_{2}(n)$. If $N_{U}$ represents a gate of the given circuit $C_{s, t}^{g}$, we set the control bits of $G_{U}$ to realize the gate. If $N_{U}$ represents an input of $C_{s, t}^{g}$, we can set arbitrary binary values for the control bits of $G_{U}$ and set the output wire of $G_{U}$ as an input wire of $\mathrm{UC}_{s, t}^{g}$.

This completes the simulation. Now we analyze the complexity of $\mathrm{UC}_{s, t}^{g}$.
Lemma 1. $\left|\mathrm{UC}_{s, t}^{g}\right| \leq 4\left|\operatorname{EUG}_{2}(n)\right|+5 n$, where $n=s+g$
Proof. From the construction of $\mathbf{U C}_{s, t}^{g}$, we know that the size of $\mathbf{U C}_{s, t}^{g}$ is related to the numbers of X-switching gates (denoted by $n_{X}$ ), Y-switching gates (denoted by $n_{Y}$ ) and the universal gates (exactly $n$ ), which can be expressed as: $\left|\mathbf{U C}_{s, t}^{g}\right|=$ $4 n_{X}+3 n_{Y}+9 n \leq 4\left(n_{X}+n_{Y}+n\right)+5 n \leq 4\left|\mathrm{EUG}_{2}(n)\right|+5 n$, as switching gates (which amount to $n_{X}+n_{Y}$ ) are part of the common nodes in $\operatorname{EUG}_{2}(n)$.

In Valiant's supernode design, the fan-in/fan-out of every common nodes is two, meaning that there are no Y-switching gates and splitters in the corresponding UC (i.e., $n_{Y}=0$ ). In that case, the inequality in Lemma 1 can be used as an equality. Later, the supernode designed by Lipmaa et al. [22] additional utilized Y-switching gates and splitters to reduce the number of XOR gates, which we will elaborate in the next section. In summary, we reduce the construction of UC to that of $\mathrm{EUG}_{2}(n)$, which will be our focus for the remainder of this section.

### 2.3 Edge-Universal Graphs: from $\mathrm{EUG}_{1}(n)$ to $\mathrm{EUG}_{2}(n)$

Next we show how to construct from $\operatorname{EUG}_{1}(n)$ to $\operatorname{EUG}_{2}(n)$.
Lemma 2 (Lemma 2.1 from [29]). For any $\operatorname{DAG}_{d}(n)=(V, E), E$ can be regarded as the union of $d$ disjoint set $E_{i}$, i.e., $E=\cup_{i=1}^{d} E_{i}$, such that each $\left(V, E_{i}\right)$ is a $\mathrm{DAG}_{1}(n)$.

Lemma 3 ([22]). An $\mathrm{EUG}_{2}(n)$ can be constructed from two instances of $\mathrm{EUG}_{1}(n)$.
Proof. An $\operatorname{EUG}_{2}(n)$ is constructed from two $\operatorname{EUG}_{1}(n)$, which can be achieved by merging every two poles in the same positions of the two $\mathrm{EUG}_{1}(n)$. Then we prove that any $\mathrm{DAG}_{2}(n)=(V, E)$ can be edge-embedded into the $\mathrm{EUG}_{2}(n)$. By Lemma 2 we can divide $E$ into to two sets $E_{1}$ and $E_{2}$ such that each $\left(V, E_{i}\right)$ is a $\operatorname{DAG}_{1}(n)$, and therefore we can embed each in a separate $\mathrm{EUG}_{1}(n)$. The edge-embedding from $(V, E)$ to $\mathrm{EUG}_{2}(n)$ is the combination of two edge-embeddings from ( $V, E_{i}$ ) to the respective $\operatorname{EUG}_{1}(n)$. This completes the $\operatorname{EUG}_{2}(n)$ construction.

As we mentioned before, when constructing a $\mathrm{UC}_{g}^{s, t}$ we need the $\mathrm{EUG}_{2}(n)$ to be a $\mathrm{DAG}_{2}$. So the $\operatorname{EUG}_{1}(n)$ used to construct this $\mathrm{EUG}_{2}(n)$ also need to be a $\mathrm{DAG}_{2}$ and the indegree (outdegree) of poles of $\mathrm{EUG}_{1}(n)$ should to be 1 . Therefore, when we talk about Valiant's construction, the edge-universal graphs $E \operatorname{EUG}_{1}(n)$ and $\mathrm{EUG}_{2}(n)$ should meet the requirements above.

### 2.4 Edge-Universal Graphs: from $\operatorname{EUG}_{1}(\lceil n / k\rceil-1)$ to $\operatorname{EUG}_{1}(n)$

Now that we reduce the construction of $\mathrm{UC}_{s, t}^{g}$ to the design of $\mathrm{EUG}_{1}(n)$. What we will show next is a reduction of $\operatorname{EUG}_{1}(n)$ to itself of smaller sizes (which can be done recursively until reaching an EUG 1 of trivial size we have on hand). The recursion relies on an essential building block called supernode (see Definition $3)$ and we use it to reduce $\operatorname{EUG}_{1}(n)$ to $\operatorname{EUG}_{1}(n / k)$ in each step.

Definition 3 (Supernode). A $k$-way supernode $\operatorname{SN}(k)$ is an edge-universalgraph with $k$ inputs $\left\{i n_{1}, \ldots, i n_{k}\right\}$, $k$ outputs $\left\{\right.$ out $_{1}, \ldots$, out $\left._{k}\right\}, k$ poles $P=$ $\left\{P_{1}, \ldots, P_{k}\right\}$ and $m$ other nodes (called common nodes), such that any graph $G=$ $(V, E) \in \mathrm{DAG}_{1}(3 k)$, where $V=\left\{i n_{1}, \ldots, i n_{k}\right\} \cup\left\{P_{1}, \ldots, P_{k}\right\} \cup\left\{\right.$ out $_{1}, \ldots$, out $\left._{k}\right\}$, and every edge $e=\left(v_{1}, v_{2}\right) \in E$ satisfies the conditions below:

```
1. If \(v_{1} \in\left\{i n_{1}, \ldots, i n_{k}\right\}\) then \(v_{2} \in P\).
2. If \(v_{2} \in\left\{\right.\) out \(_{1}, \ldots\), out \(\left.{ }_{k}\right\}\) then \(v_{1} \in P\).
3. \(v_{1} \notin\left\{\right.\) out \(_{1}, \ldots\), out \(\left._{k}\right\}\).
4. \(v_{2} \notin\left\{i n_{1}, \ldots, i n_{k}\right\}\).
```

can be edge embedded into $\mathrm{SN}(k)$. The size ${ }^{5}$ of $\mathrm{SN}(k)$ is the defined as $m+k$.
As an example, Figure 1 is a 4 -way supernode. Given a $k$-way supernode, we can reduce the problem of EUG construction to itself (of smaller sizes) in a recursive way. This is stated as the theorem below and for self-containedness we sketch its main idea (visualized in Figure 4) and refer to the appendix for a full proof. That is, given an $\operatorname{EUG}_{1}\left(\left\lceil\frac{n}{k}\right\rceil-1\right)$ and $\operatorname{SN}(k)$, we construct a $\operatorname{EUG}_{1}(n)$ as follows. We connect $\left\lceil\frac{n}{k}\right\rceil$ k-way supernodes together by merging the inputs and outputs of two adjacent supernodes one by one (e.g. merge out $t_{1}^{1}$ and $i n_{1}^{2}$ into one ${ }^{6}$ ). We divide those merged nodes into $k$ groups and invoke $\operatorname{EUG}_{1}\left(\left\lceil\frac{n}{k}\right\rceil-1\right)$ for each group (see Figure 4).

Theorem $1([\mathbf{2 9}, \mathbf{2 2}])$. Given an $\mathrm{EUG}_{1}\left(\left\lceil\frac{n}{k}\right\rceil-1\right)$ and a $k$-way supernode $\mathrm{SN}(k)$, there exists an explicit construction of $\mathrm{EUG}_{1}(n)$ of size

$$
k \cdot\left|\operatorname{EUG}_{1}\left(\left\lceil\frac{n}{k}\right\rceil-1\right)\right|+\left\lceil\frac{n}{k}\right\rceil \cdot|\mathrm{SN}(k)|
$$

With $\mathrm{SN}(k)$ we recursively reduce the problem to itself of smaller sizes, and we just need an $E U G_{1}$ of small size, say $\operatorname{EUG}_{1}(k)$, at initialization. Note that $\mathrm{EUG}_{1}(k)$ is already implied by and can be extracted from $\mathrm{SN}(k)$. In summary, SN $(k)$ can be used to build EUGs of arbitrary size. We refer to this approach to UC construction (from supernodes) as Valiant's construction (or Valiant's framework) and see Figure 4 for the high-level overview. Clearly, the complexity of Valiants framework is related to the size of the supernode used, which will be analyzed in the next subsection.

[^2]

Fig. 4. Valiant's construction of $\mathrm{EUG}_{1}(n)$ based on $\operatorname{EUG}_{1}\left(\left\lceil\frac{n}{k}\right\rceil-1\right)$ and $\mathrm{SN}(k)$.

### 2.5 Circuit Complexity in Valiant's Framework

Valiant's approach to universal circuits remains the most efficient to date, and thus we consider the complexity of UC and EUG constructed in Valiant's framework. The following equations are from Theorem 1 and Lemma 3:

$$
\begin{gather*}
\left|\operatorname{EUG}_{2}(n)\right|=2\left|\operatorname{EUG}_{1}(n)\right|-n  \tag{2}\\
\left|\operatorname{EUG}_{1}(n)\right|=k\left|\mathrm{EUG}_{1}\left(\left\lceil\frac{n}{k}\right\rceil-1\right)\right|+\left\lceil\frac{n}{k}\right\rceil|\mathrm{SN}(k)| \tag{3}
\end{gather*}
$$

By using recurrence relation above, we get

$$
\begin{align*}
\left|\operatorname{EUG}_{2}(n)\right| & =\frac{2|\operatorname{SN}(k)|}{k \log k} n \log n-O(n),  \tag{4}\\
\mid \text { CircuitEUG }_{2}(n) \mid & =\frac{2|\mathrm{CircuitSN}(k)|}{k \log k} n \log n-O(n), \tag{5}
\end{align*}
$$

where CircuitEUG ${ }_{d}(n)$ denotes the circuit counterpart of $\operatorname{EUG}_{2}(n)$ in Equation 4. The size of UC can be estimated by combining Equation 4 with Lemma 1 [29]:

$$
\begin{equation*}
\left|\mathrm{UC}_{s, t}^{g}\right|=\frac{8|\mathrm{SN}(k)|}{k \log k} n \log n-O(n), \text { where } n=s+t+2 g \tag{6}
\end{equation*}
$$

Next, we consider depth and from Figure 4 we know:

$$
\begin{align*}
\operatorname{depth}\left(\operatorname{EUG}_{1}(n)\right) & =\left\lceil\frac{n}{k}\right\rceil \operatorname{depth}(\operatorname{SN}(k))+\left(\left\lceil\frac{n}{k}\right\rceil-1\right)  \tag{7}\\
& =\frac{n}{k}(\operatorname{depth}(\operatorname{SN}(k))+1)+O(1)
\end{align*}
$$

Combining with Lemma 3, we have:

$$
\begin{align*}
\operatorname{depth}\left(\mathrm{UC}_{s, t}^{g}\right) & =\operatorname{depth}(\operatorname{CircuitEUG}(n)) \\
& =\left\lceil\frac{n}{k}\right\rceil \operatorname{depth}(\operatorname{CircuitSN}(k))+\left(\left\lceil\frac{n}{k}\right\rceil-1\right) \operatorname{depth}(\mathrm{X} \text {-switching }) \tag{8}
\end{align*}
$$

The depth of the circuit of $\mathrm{SN}(k)$ is $3 \times \operatorname{depth}(\mathrm{SN}(k))^{7}$ as the X - and Y-switching gates are both of depth 3 (see Figure 3). Thus, its depth complexity is:

$$
\begin{equation*}
\operatorname{depth}\left(\mathrm{UC}_{s, t}^{g}\right)=\frac{3 \times \operatorname{depth}(\mathrm{SN}(k))+3}{k} n+O(1) \tag{9}
\end{equation*}
$$

Table 2. The previously known results of UC size and depth.

| $k$ | Supernode size | Supernode depth | $\left\|\mathrm{UC}_{s, t}^{g}\right\|$ | $\operatorname{depth}\left(\mathrm{UC}_{s, t}^{g}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| 2-way | 5 | 5 | $20 n \log n[29]$ | $9 n$ |
| 3-way | 12 | 7 | $20.19 n \log n[17]$ | $8 n$ |
| 4-way | 19 | 14 | $19 n \log n[29,17]$ | $11.25 n$ |

We summarize in Table 2 known results about the size and depth of supernode and corresponding UCs prior to our work. As we can see, the size and depth of Valiant's universal circuits crucially depend on the respective size and depth of the underlying $k$-way supernode. This motivates our search for a size-optimal supernode for some practical value of $k$.

## 3 A New Design of Supernode via Automated Search

In this section, we introduce our new approach to the design of supernodes. As a main end result, we get a size-optimal 4-way supernode with an overall improvement of more than $5 \%$ on the efficiency of UC constructions and their applications, stated as the theorem below. We refer to the external anonymous link [2] for a lengthy (computer generated) proof that Figure 1 gives a 4 -way supernode, where all effective DAGs are exhausted and their edge-embeddings into the supernode are provided. As we will show, the 4 -way size optimality follows from the fact that 4 -way supernode of size 17 does not exist.

Theorem 2 (Size-optimal 4-way SN and EUG). The graph in Figure 1 is a 4-way supernode with 18 nodes (excluding inputs and outputs), which implies an $\mathrm{EUG}_{2}(n)$ of size $4.5 n \log n-O(n)$ and depth $3.5 n+O(1)$.

[^3]
### 3.1 Construction of Supernodes

While giving constructions of 2-way and 4-way supernodes in his work [29], Valiant gave no details on how the constructions were obtained. Lipmaa et al. [22] formalized and explained the $k$-way supernode construction methodology in a modular and intuitive way. As depicted in the right-hand of Figure 5, a general design of $k$-way supernode consists of two layers of permutation-networks (PNs) at both ends and an EUG augmented with $k-1$ additional nodes in between. For $k=4$, the size of $\mathrm{SN}(4)$ following the general design is

$$
2|\mathrm{PN}|+\left|\mathrm{EUG}_{1}(k)\right|+k-1=10+7+3=20
$$

Looking back, Valiant's 4-way supernode can be regarded as an optimized version of the general design by saving a node from one of the permutation networks (see the comparison in Figure 5). One might think that by exploiting the symmetry it is possible to save two nodes (one from each permutation network) to get a 4 -way supernode of smaller size (i.e., 18). Unfortunately, this intuition does not work because the resulting graph would not be a supernode any more, which was refuted by our supernode testing algorithm (presented in the next subsection). It remained open if one can construct more size-efficient supernodes. Next we will present an algorithm for testing whether a graph is supernode or not, and an automated searching algorithm for size-optimal supernodes.

### 3.2 Supernode Test for Graphs

As the first step, we propose a method to check whether a graph (with $k$ inputs, $k$ outputs, $k$ poles and $m$ common nodes) is a $k$-way supernode or not. A $k$-way supernode is an edge-universal-graph that edge embeds any graph $G \in \mathrm{DAG}_{1}(3 k)$ (see Definition 3) and thus it seems necessary to enumerate all $G \in \operatorname{DAG}_{1}(3 k)$. For efficiency, we observe that it suffices to enumerate over a special type of graph called pole-complete graphs, and the rest graphs can be omitted as they are already implied. As we will see in the next section, the notion of pole-complete graphs will also be useful for proving the lower bound.

Definition 4 (Pole-complete Graph). For $G=(V, E) \in \operatorname{DAG}_{1}(3 k)$ with $k$ inputs, $k$ outputs, and $k$ poles $P_{1}, \ldots, P_{k}$ that are topologically ordered, we say that $G$ is pole-complete if
1 Every edge of $G$ satisfies the four properties stated in Definition 3;
2 For any pole $p \in\left\{P_{1}, \ldots, P_{k}\right\}$, there exist $e_{1}=\left(v_{1}, v_{2}\right), e_{2}=\left(v_{3}, v_{4}\right) \in E$ such that $v_{2}=p$ and $v_{3}=p$.

We denote by $F_{k}$ the number of all the $k$-way pole-complete graphs $G \in \operatorname{DAG}_{1}(3 k)$.
Informally, for any $G=(V, E) \in \mathrm{DAG}_{1}(3 k)$ to be edge-embedded into the candidate supernode (Definition 3), we can see $G$ as a set of paths. We call $G$ pole-complete if for each path its start-node is an input (from $\left\{i n_{1}, \ldots, i n_{k}\right\}$ ), the middle-nodes (poles) are topological sorted, and its end-node is an output. "Pole-complete" means that all the $k$ poles are in the paths.


Fig. 5. A comparison of Valiant's $\operatorname{SN}(4)$ and the general design of $\operatorname{SN}(k)$ from [22].

Lemma 4. A graph $G_{0}$ with $k$ inputs $\left\{\right.$ in $\left._{1}, \ldots, i n_{k}\right\}, k$ outputs $\left\{\right.$ out $_{1}, \ldots$, out $\left._{k}\right\}$, and $k$ poles $P=\left\{P_{1}, \ldots, P_{k}\right\}$ is a $\mathrm{SN}(k)$ if any pole-complete graph $G \in$ $\mathrm{DAG}_{1}(3 k)$ can be edge-embedded into $G_{0}$.

Proof. It suffices to prove that for any graph $G^{\prime}=(V, E) \in \mathrm{DAG}_{1}(3 k)$ satisfying the properties in Definition 3 but is not pole-complete, there exists a pole-complete $G \in \operatorname{DAG}_{1}(3 k)$ such that the edge-embedding of $G^{\prime}$ can be implied from the that of $G$. As mentioned before, $G^{\prime} \in \operatorname{DAG}_{1}(3 k)$ can be regarded as a set of several paths. Since $G^{\prime}$ is not pole-complete, there must be one or more poles, called omissive poles, not in the paths. We put all omissive poles in a path and adding the path to $G^{\prime}$ to make the pole-complete graph $G$, and the edge-embedding of $G^{\prime}$ can be extracted from that of $G$ by ignoring the path of omissive poles. This completes the proof.

We use a depth-first-search algorithm to find an edge-embedding of polecomplete $G$, and repeat the process on all pole-complete ones. In a pole-complete graph, the precursor-node (abbreviated as pre-node) of the first pole $P_{1}$ should reside in the $k$ inputs, denoted by $i n_{i}$, and the pre-node of $P_{2}$ should be in $\left\{P_{1}, i n_{1}, \ldots, i n_{i-1}, i n_{i+1}, \ldots, i n_{k}\right\}$, with $k$ possibilities as well. Therefore, the pre-node of every pole each has $k$ different possibilities and there are $k^{k}$ possibilities to enumerate. Then, we connect inputs and the poles to form several (no greater than $k$ ) paths. Finally, we enumerate the arrangement of outputs for the paths to get the pole-complete graph $G$.

### 3.3 Search for Size-optimal $k$-way Supernodes

As given in Definition 3, we define the size of a supernode $\operatorname{SN}(k)$ as the sum of the numbers of poles and common nodes and we find it convenient to compute the size of EUG in Valiant's framework (see Footnote 5). Thus, the supernode of size $n$ has $n+2 k$ nodes ( $k$ inputs, $k$ outputs, $k$ poles and $n-k$ common nodes). To search for $\operatorname{SN}(k)$ of size $n$, we number the nodes in $\operatorname{SN}(k)$ as $N_{1}, N_{2}, \ldots, N_{n+2 k}$ with $N_{1}, N_{2}, \ldots, N_{k}$ as inputs and $N_{n+k+1}, N_{n+k+2}, \ldots, N_{n+2 k}$ as outputs. The $k$ poles are the $n$ nodes in the middle: $N_{k+1}, N_{k+2}, \ldots, N_{n+k}$ (referred to as middle nodes). The idea of searching for a $S N(k)$ of size $n$ is to enumerate the pre-nodes of each node in the graph, and output if it is a supernode (using the supernode test method from the last subsection). For example, if the inputs have no pre-nodes, we can just set the $k$ inputs as isolated nodes at initialization. For a middle node $N_{i}(k<i<n+k+1)$, the number of its pre-nodes can be one (if $N_{i}$ is a pole) or two (otherwise), so we must consider both possibilities. Upon the enumeration of $N_{j}$ as $N_{i}$ 's pre-node candidate, we should check whether $N_{j}$ is legal or not, in particular, if $N_{j}$ 's out-degree is 2 or $N_{j}$ is an input or pole and its out-degree is 1 , then $N_{j}$ is not a pre-node of $N_{i}$ (because the $\mathrm{SN}(k)$ 's fan-out is 2 and the out-degree of an input or pole must be 1). This condition for $N_{j}$ is described as " $N_{j}$ 's out-degree is not full" in line 8 and line 18 of Algorithm 3.3. At last, we add the $k$ outputs as the successor nodes of the nodes whose out-degree is not full. The steps above allow for an automated search over all candidates. However, the above search is not efficient as it enumerates all candidates, many of which could have been ruled out from supernode tests. So we add the pruning method to improve efficiency. After choosing a middle node as the $j$-th pole, we check whether graph $G$ we construct can be a part of $\operatorname{SN}(k)$ or not, for which we need to enumerate all the $\mathrm{DAG}_{1}(k+j)$ (with $k$ inputs and $j$ poles, see Definition $3)$ and check whether those $\mathrm{DAG}_{1}(k+j)$ s can be edge-embedded into $G$ or not. We refer to Algorithm 3.3 for the pseudocode of search for supernode $\operatorname{SN}(k)$ of size $n$, where the pruning method is invoked in line 10 .

### 3.4 New Constructions

We run the automated tool on a PC to search for size-optimal $k$-way supernodes. We start with 3 -way supernodes (the case of $k=2$ is trivial). The search for

```
Algorithm 1 The search algorithm for \(\mathrm{SN}(k)\) of size \(n\)
Require: \(k, n\)
Ensure: All \(k\)-way supernodes of size \(n\) (if exists)
    Initialize the graph \(G\)
    \(\operatorname{ADDNODE}(G, k+1)\)
    function \(\operatorname{Addnode}(G, i)\)
        if \(i \geq k+n\) then
            if \#(G's pole) \(<k\) then
                for \(j=1 \rightarrow i-1\) do
                    if \(N_{j}\) 's outdgree is not full then
                        Addedge \(\left(N_{j}, N_{i}\right)\) to \(G\)
                            if \(G\) passes the pruning method test then
                            \(\operatorname{ADDNODE}(G, i+1)\)
                        end if
                    end if
                end for
            end if
            for \(j=1 \rightarrow i-1\) do
                for \(k=1 \rightarrow j-1\) do
                    if ( \(N_{j}\) 's outdgree is not full) and ( \(N_{k}\) 's outdgree is not full) then
                        Addedge \(\left(N_{j}, N_{i}\right)\) to G
                        Addedge \(\left(N_{k}, N_{i}\right)\) to G
                        \(\operatorname{ADDNODE}(G, i+1)\)
                    end if
                end for
            end for
        else
            Add the output nodes for \(G\);
            if \(G\) is a Supernode then
                output \(G\);
            end if
        end if
    end function
```



Fig. 6. A size-optimal 3-way supernode (12 nodes)

SN(3) of size 11 failed, and an outcome of $\mathrm{SN}(3)$ of size 12 is illustrated in Figure 6 , which is already known in literature [17].

We proceed to the case $k=4$. For the 4 -way supernode of size 17 , the search exits in a couple of minutes without any outcomes, meaning that no such exist. For the 4 -way supernode of size 18 , the search runs in a number of minutes and returns the outcomes ${ }^{8}$, which are depicted in the Figure 1. This beats the best previously known result by Valiant [29] of size 19. As a result, we improve the size of $\mathrm{EUG}_{2}(n)$ from $4.75 n \log n$ to $4.5 n \log n$ (omitting smaller terms).

Moving from $k=4$ to $k=5$ seems a tiny step. However, for $k=5$ the search algorithm is not terminating due to the substantially lifted time complexity. For the 4 -way supernode of size 18 , we search for 6859734 candidate graphs (already after pruning) and for each candidate we should enumerate $5056 \mathrm{DAG}_{1}(3 \times 4)$ s to decide whether it is a supernode or not. That justifies why it takes several minutes to get the results. Nevertheless, for $k=5$ we target at supernodes of size 26 (any 5 -way supernode with size 27 or more yields an $\mathrm{EUG}_{2}(n)$ of size greater than $4.5 n \log n$ ), then the number of candidate graphs grows rapidly to almost $2^{47}$, and for each candidate we need to enumerate about $2^{18} \mathrm{DAG}_{1}(3 \times 5) \mathrm{s}$, where the product $2^{65}$ is beyond the reach of a PC.


Fig. 7. The 4 -way split supernode construction from [22].

By replacing each common node with an X-switching gate and each pole with a universal gate, we immediately convert the $\operatorname{EUG}_{2}(n)$ to a universal circuit of size $18 n \log n+O(n)$ and thus improve upon the Valiant's UC of size $19 n \log n$. However, while our UC size seems the same as $18 n \log n$ achieved by Lipmaa et al. [22], their UC construction was based on Valiant's supernode and decreased its total number of gates by replacing 4 X -switching gates with 4 Y -switching gates (see Figure 7). In other words, their construction reduces only the number of XOR gates (and that of AND gates remain the same as [29]) and thus the improvement may not be appreciated by applications such as MPC and PFE with UC, where XOR gates can be evaluated for free [20]. Further, we can use the same idea from [22] to save some XOR gates. For example, based on our

[^4]supernode we change an X-switching gate to Y-switching gate (the black node in Figure 8), and the size of universal circuit now becomes $17.75 n \log n+O(n)$, which is better than [22].


Fig. 8. Our size-optimal 4-way supernode can be improved (in the sense of circuit size) by replacing an X-switching gate with a Y-Switching gate at the black node.

At last, our 4-way UCs are also shallower than the counterparts in literature $[29,22]$. The depth of Valiant's $\operatorname{SN}(4)$ is 14 but ours is 13 . From Equation 7 and Equation 9, we know that the depth of the EUG (resp. UC) based on our 4-way supernode is $3.5 n$ (resp. $10.5 n$ ), which is better than (and improves by $6.67 \%$ ) Valiant's $3.75 n$ (resp. $11.25 n$ ). However, if one only cares about depth, then he would just use 3-way supernode of depth 7 (see Figure 6) to get a UC of depth $8 n$. Otherwise said, the depth improvement on 4 -way UC is considered as a by-product (instead of a main advantage) of our size-optimal UC construction.

## 4 A Lower Bound on Circuit Size in Valiant's Framework

Our search algorithm is intended for size-optimal $k$-way supernodes, but the time complexity is too large to be practical for $k \geq 5$. In this section, we aim to find a lower bound (for all $k$ 's) on the size of Valiant's EUG (and UC), which is in turn based on that of the supernode.

### 4.1 A Generic Lower Bound on Circuit Size

Valiant showed a generic bound $\Omega(n \log n)$ to argue the asymptotic optimality of his construction [29], where constant behind $\Omega$ could be extracted from Wegener's book [30, Theorem 8.1] by carefully checking its (somewhat nested) proof. We mention that this could be seen directly from a counting argument which we informally sketch below (and stress that it is not a proof and refer to [30] for formal details). That is, consider an arbitrary $\mathrm{C}_{s, t}^{g}$ with inputs and gates topologically sorted (inputs followed by gates), i.e., $i n_{1}, \cdots, i n_{n}, g_{s+1}, \cdots$, $g_{n=s+g}$, and assume that they are $c$ different symmetric gates (e.g., XOR and

AND) of fan-in 2. Then, for each $g_{i}(i>s)$ there are $\binom{i-1}{2}$ choices of inputs and therefore the logarithm of the carnality

$$
\log \left|\mathrm{C}_{s, t}^{g}\right| \geq \log \left(\frac{(n!)^{2} \cdot\left(\frac{c}{2}\right)^{n-s}}{n!}\right)=n \log n-O(n)
$$

where the $n$ ! in the denominator accounts for that the topological sorting of inputs and gates are not unique (but up to the permutation of the nodes). Finally, the input length of the universal circuit is lower bounded by $\log \left|\mathrm{C}_{s, t}^{g}\right|$ and so is the size of UC. Apparently, there are some loose steps, such as the order of gates cannot arbitrarily permuted but this does not affect the lower bound by a factor of more than 2 . A major lossy step is that we only require the size of the UC (of fan-in 2) to be at least the same as that of the input (in order for every input to contribute to the output the UC must be a connected DAG). In fact, a UC would need much more gates than its inputs to accomplish the simulation, and therefore additional knowledge about a specific UC framework could be helpful to improve this generic bound.

There remains a substantial gap between the constant factor in the generic (not specific to Valiant's UC framework) lower bound (i.e., 1) and that of known constructions (19 for Valiant's UC [29] and reduced to 18 in this work). Further, the generic bound sheds no light on the lower bound on the size of Valiant's EUG. Motivated by that most existing UCs are constructed under Valiant's framework, we aim to find a better (much lifted) lower bound on the size of EUG (and UC) in Valiant's framework.

### 4.2 Size of $k$-way Supernode

Recall that sizes of EUG and UC can both be based on that of the supernode (see Equation 4 and Equation 6 reproduced below):

$$
\begin{gathered}
\left|\operatorname{EUG}_{2}(n)\right|=\frac{2|\mathrm{SN}(k)|}{k \log k} n \log n-O(n), \\
\left|\mathrm{UC}_{s, t}^{g}\right|=\frac{8|\mathrm{SN}(k)|}{k \log k} n \log n-O(n)
\end{gathered}
$$

where the smaller term $O(n)$ is often omitted. Thus, our task is to lower bound $\frac{2|\operatorname{SN}(k)|}{k \log k}$ by some constant. Recall that $F_{k}$ denotes the number of all the $k$-way pole-complete graphs (Definition 4). We use the following lemma to reduce our task to the approximation of $F_{k}$.

Lemma 5. $|\mathrm{SN}(k)| \geq\left\lceil\log \left(F_{k}\right)+k\right\rceil$.
Proof. Every pole-complete graph $G$ can be configured (by setting the control bits) to be edge-embedded into $\mathrm{SN}(k)$, and the common nodes should be switching gates. Therefore, for an $\mathrm{SN}(k)$ we need set the control bits of its $|\mathrm{SN}(k)|-k$ common nodes to cater for all pole-complete graphs (amount to $F_{k}$ ), i.e., $2^{|\mathrm{SN}(k)|-k} \geq F_{k}$, where $|\mathrm{SN}(k)|$ is an integer. This completes the proof.

Our next job is to lower bound $g(k) \stackrel{\operatorname{def}}{=} \frac{2\left\lceil\log \left(F_{k}\right)+k\right\rceil}{k \log k}$ as a function of $k \in N^{+}$.

### 4.3 A Guess for the Constant Factor

In order to lower bound $g(k)$, it would be ideal to give an approximation of $F_{k}$ and then take the minimum over all $k$ 's. However, a general closed-form expression for $F_{k}$ seems difficult. We further define $A_{i, k}$ in Definition 5 and give the relation between $F_{k}$ and $A_{i, k}$ in Lemma 6 . We also provide a recursion formula for $A_{i, k}$ in Lemma 7, which facilitates the computation of $A_{i, k}$ (by dynamic programming) for small values of $i$ and $k$. With the above, we are able to compute $g(k)$ for $k$ up to a few thousand (see Table 3 for values when $k<100)$. Based on the values computed, we conjecture that $g(k)>3.644$, where $g(k)$ is monotonically decreasing for $k \leq 69$ and monotonically increasing for $k \geq 69$ with minimum $g(k) \approx 3.6442$ achieved at $k=69$. The former (monotonic decreasing) statement is verified by computing all $g(k)$ for all $k \leq 69$ and a proof of the latter (monotonic increasing) is deferred to the next subsection.

Definition 5. Let $A_{i, k}$ denote the number of ways to spread $k$ different balls into $i(i \leq k)$ identical boxes with the condition that no boxes are empty.

Lemma 6. $F_{k}=\sum_{i=1}^{k}\left(\frac{k!}{(k-i)!}\right)^{2} A_{i, k}$.

Proof. If $G=(V, E) \in \operatorname{DAG}_{1}(3 k)$ is a $k$-way pole-complete graph, by Definition 4, we know that $G$ can be regarded as a set of paths. It remains to sum up the numbers of pole-complete graphs for $1 \leq i \leq k$ paths: the number of ways to "put" $k$ poles into $i$ paths is $A_{i, k}$ by Definition 5 , and there are $\frac{k!}{(k-i)!}$ ways to link $i$ start-nodes (resp., end-nodes) to $k$ inputs (resp., outputs) for these paths. Thus, $\left(\frac{k!}{(k-i)!}\right)^{2} A_{i, k}$ different pole-complete graphs for each value of $i$ and we sum up (for $i=1$ to $i=k$ ) to get the final result.

Lemma 7. 1. $A_{1, k}=1, \forall k \in \mathbb{N}^{+}$;
2. $A_{i, k}=\sum_{j=0}^{k-i}\binom{k-1}{j} A_{i-1, k-j-1}$.

Proof. The first statement is trivial and we just need to prove the second one. Recall that in Definition 5 balls are all distinct while boxes are identical. We assume WLOG that ball $\# 1$ is in box $\# 1$, and let $j$ be the number of other balls (in addition to ball $\# 1$ ) in box $\# 1$, where $j \leq k-i$ is required to make sure that no boxes are empty. After choosing these $j$ balls ( $\binom{k-1}{j}$ different choices), it remains to put the rest $k-j-1$ balls into the remaining $i-1$ boxes, which can be done in $A_{i-1, k-j-1}$ different ways by definition.

We compute the values of $g(k)$ and other functions of $k$ for $k$ up to a few thousand, and list only partial results (up to $k=99$ ) in Table 3 due to lack of space, from which we conjecture $g(k)>3.644$ (recall that $g(69)$ is actually greater than 3.644$)$. Note that it is tight at $k=2(g(2)=5)$ but not tight at $k=4$ as $g(4)=4.25$ but the constant factor of our size optimal UC is 4.5 .

Table 3. The values of $\left\lceil\log \left(F_{k}\right)+k\right\rceil$ and $g(k)$ for $k<100$.

| $k$ | 2 | 3 | 4 | 5 | $\ldots$ | 68 | 69 | 70 | $\ldots$ | 98 | 99 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\lceil\log \left(F_{k}\right)+k\right\rceil$ | 5 | 11 | 17 | 23 | $\ldots$ | 755 | 768 | 782 | $\ldots$ | 1182 | 1197 |
| $g(k)=\frac{2\left\|\log \left(F_{k}\right)+k\right\|}{k \log k}$ | 5 | 4.63 | 4.25 | 3.96 | $\ldots$ | 3.6478 | 3.6442 | 3.6453 | $\ldots$ | 3.6468 | 3.6477 |

### 4.4 The Lower Bound

We proceed to the proof of $g(k)=\frac{2\left\lceil\log \left(F_{k}\right)+k\right\rceil}{k \log k}>3.644$ for $k \geq 69$. We give its proof in Lemma 8 but only for $k \geq 1405$, and gap (values of $g(k)$ for $69<$ $k<1405)$ is verified by computer. Note that there is nothing special with 1405, which is attributed to the loss of tightness by some inequality applied in its proof (such that 3.644 can only be obtained when $k=1405$ in the right-hand of the inequality).

Lemma 8. $g(k)=\frac{2\left\lceil\log \left(F_{k}\right)+k\right\rceil}{k \log k}>3.644$ for all $k \geq 1405$.
Proof. From Lemma 6, we have

$$
F_{k}=\sum_{i=1}^{k}\left(\frac{k!}{(k-i)!}\right)^{2} A_{i, k} \geq \sum_{i=k-1}^{k}\left(\frac{k!}{(k-i)!}\right)^{2} A_{i, k}=\left(A_{k-1, k}+A_{k, k}\right)(k!)^{2}
$$

and $A_{k, k}=1, A_{k-1, k}=\binom{k}{2}=\frac{(k-1) k}{2}$ (Definition 5). Thus, $F_{k} \geq\left(\frac{(k-1) k}{2}+1\right)(k!)^{2}$. It follows from Stirling's formula $k!\geq \sqrt{2 \pi k}\left(\frac{k}{e}\right)^{k}$ that

$$
F_{k} \geq(2 \pi k)\left(\frac{(k-1) k}{2}+1\right)\left(\frac{k}{e}\right)^{2 k}
$$

and therefore

$$
\begin{aligned}
g(k) & \geq \frac{2 \log \left(F_{k}\right)+k}{k \log k} \geq \frac{2 \log \left(\pi k((k-1) k+2)\left(\frac{k}{e}\right)^{2 k}\right)+k}{k \log k} \\
& =4-\frac{(4 \log e-1) k-\log (\pi k((k-1) k+2))}{k \log k} \stackrel{\text { def }}{=} h(k),
\end{aligned}
$$

where by taking the derivative we know that $h(k)$ in the right-hand is monotonically increasing for $k \geq 500$ and the conclusion follows by finding the threshold such that $h(k) \geq h(1405) \approx 3.644$ for all $k \geq 1405$.

Combining Equation 4, Lemma 5 and Lemma 8, we have the following theorem:
Theorem 3. We have the following lower bound on the size of $\mathrm{EUG}_{2}(n)$ :

$$
\left|\mathrm{EUG}_{2}(n)\right|>3.644 n \log n
$$

for all sufficiently large $n$.

## 5 Concluding remarks

We revisit Valiant's graph theoretic approach to the construction of universal circuits, and show that its supernode can be improved in both size and depth, which yields more efficient universal circuits (with a more than $5 \%$ improvement). We give a lower bound on the size of UC to complement our explicit constructions, which reduces the gap between theory and practice of UCs.

## References

1. Afshar, A., Mohassel, P., Pinkas, B., Riva, B.: Non-interactive secure computation based on cut-and-choose. In: Advances in Cryptology - EUROCRYPT 2014. pp. 387-404 (2014)
2. (Anonymous, A., same as this submission): A proof for that the graph in Figure 1 is a 4 -way supernode. shared in a double-blind way (registration /log-in not required for upload and download) (2018), https://www.filedropper.com/sn-proof
3. Araki, T., Barak, A., Furukawa, J., Lichter, T., Lindell, Y., Nof, A., Ohara, K., Watzman, A., Weinstein, O.: Optimized honest-majority MPC for malicious adversaries - breaking the 1 billion-gate per second barrier. In: 2017 IEEE Symposium on Security and Privacy (SP 2017). pp. 843-862 (2017)
4. Attrapadung, N.: Fully secure and succinct attribute based encryption for circuits from multi-linear maps. Cryptology ePrint Archive, Report 2014/772 (2014), https://eprint.iacr.org/2014/772
5. Bera, D., Fenner, S.A., Green, F., Homer, S.: Efficient universal quantum circuits. Quantum Information \& Computation 10(1\&2), 16-27 (2010), http://www.rintonpress.com/xxqic10/qic-10-12/0016-0027.pdf
6. Bicer, O., Bingol, M.A., Kiraz, M.S., Levi, A.: Towards practical pfe: An efficient 2-party private function evaluation protocol based on half gates. Cryptology ePrint Archive, Report 2017/415 (2017), https://eprint.iacr.org/2017/415
7. Cook, S.A., Hoover, H.J.: A depth-universal circuit. SIAM J. Comput. 14(4), 833839 (1985)
8. Fiore, D., Gennaro, R., Pastro, V.: Efficiently verifiable computation on encrypted data. In: Proceedings of the 2014 ACM SIGSAC Conference on Computer and Communications Security (CCS 2014). pp. 844-855 (2014)
9. Fisch, B.A., Vo, B., Krell, F., Kumarasubramanian, A., Kolesnikov, V., Malkin, T., Bellovin, S.M.: Malicious-client security in blind seer: A scalable private DBMS. In: 2015 IEEE Symposium on Security and Privacy (SP 2015). pp. 395-410 (2015)
10. Galil, Z., Paul, W.J.: An efficient general purpose parallel computer. In: Proceedings of the 13th Annual ACM Symposium on Theory of Computing (STOC 1981). pp. 247-262 (1981)
11. Garg, S., Gentry, C., Halevi, S., Raykova, M., Sahai, A., Waters, B.: Candidate indistinguishability obfuscation and functional encryption for all circuits. SIAM J. Comput. 45(3), 882-929 (2016)
12. Garg, S., Gentry, C., Halevi, S., Sahai, A., Waters, B.: Attribute-based encryption for circuits from multilinear maps. In: Advances in Cryptology - CRYPTO 2013, Part II. pp. 479-499 (2013)
13. Garg, S., Gentry, C., Halevi, S., Zhandry, M.: Fully secure attribute based encryption from multilinear maps. IACR Cryptology ePrint Archive 2014, 622 (2014), http://eprint.iacr.org/2014/622
14. Gennaro, R., Gentry, C., Parno, B., Raykova, M.: Quadratic span programs and succinct nizks without pcps. In: Advances in Cryptology - EUROCRYPT 2013. pp. 626-645 (2013)
15. Gentry, C., Halevi, S., Vaikuntanathan, V.: $i$-hop homomorphic encryption and rerandomizable yao circuits. In: Advances in Cryptology - CRYPTO 2010. pp. 155-172 (2010)
16. Gorbunov, S., Vaikuntanathan, V., Wee, H.: Attribute-based encryption for circuits. J. ACM 62(6), 45:1-45:33 (2015)
17. Günther, D., Kiss, Á., Schneider, T.: More efficient universal circuit constructions. In: Advances in Cryptology - ASIACRYPT 2017, Part II. pp. 443-470 (2017)
18. Huang, Y., Katz, J., Kolesnikov, V., Kumaresan, R., Malozemoff, A.J.: Amortizing garbled circuits. In: Advances in Cryptology - CRYPTO 2014, Part II. pp. 458-475 (2014)
19. Kiss, Á., Schneider, T.: Valiant's universal circuit is practical. In: Advances in Cryptology - EUROCRYPT 2016, Part I. pp. 699-728 (2016)
20. Kolesnikov, V., Schneider, T.: A practical universal circuit construction and secure evaluation of private functions. In: Financial Cryptography and Data Security, 12th International Conference, FC 2008, Revised Selected Papers. pp. 83-97 (2008)
21. Lindell, Y., Riva, B.: Blazing fast 2pc in the offline/online setting with security for malicious adversaries. In: Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security (CCS 2015). pp. 579-590 (2015)
22. Lipmaa, H., Mohassel, P., Sadeghian, S.: Valiant's universal circuit: Improvements, implementation, and applications. Cryptology ePrint Archive, Report 2016/017 (2016), https://eprint.iacr.org/2016/017
23. Malkhi, D., Nisan, N., Pinkas, B., Sella, Y.: Fairplay - secure two-party computation system. In: Proceedings of the 13th USENIX Security Symposium. pp. 287-302 (2004)
24. Meyer auf der Heide, F.: Efficiency of universal parallel computers. In: Theoretical Computer Science. pp. 221-241 (1983)
25. Mohassel, P., Sadeghian, S.S.: How to hide circuits in MPC an efficient framework for private function evaluation. In: Advances in Cryptology - EUROCRYPT 2013. pp. 557-574 (2013)
26. Mohassel, P., Sadeghian, S.S., Smart, N.P.: Actively secure private function evaluation. In: Advances in Cryptology - ASIACRYPT 2014, Part II. pp. 486-505 (2014)
27. Pappas, V., Krell, F., Vo, B., Kolesnikov, V., Malkin, T., Choi, S.G., George, W., Keromytis, A.D., Bellovin, S.M.: Blind seer: A scalable private DBMS. In: 2014 IEEE Symposium on Security and Privacy (SP 2014). pp. 359-374 (2014)
28. Sadeghian, S.S.: New Techniques for Private Function Evaluation. Ph.D. thesis, University of Calgary (2015)
29. Valiant, L.G.: Universal circuits (preliminary report). In: Proceedings of the 8th Annual ACM Symposium on Theory of Computing (STOC 1976). pp. 196-203 (1976)
30. Wegener, I.: The complexity of boolean functions. ECCC BOOKS, LECTURES AND SURVEYS (1987), https://eccc.weizmann.ac.il/static/books/The Complexity $_{o} f_{B}$ oolean $_{F}$ unctions/
31. Zhu, R., Cassel, D., Sabry, A., Huang, Y.: nanopi: Extreme-scale actively-secure multiparty computation. In: Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Security (CCS 2018). pp. xx-yy (2018)
32. Zimmerman, J.: How to obfuscate programs directly. In: Advances in Cryptology EUROCRYPT 2015, Part II. pp. 439-467 (2015)

## A Proofs omitted in the main body

## A. 1 Proof of Theorem 1

To prove the graph in Figure 4 is an $\operatorname{EUG}_{1}(n)$, we need to prove that any $\mathrm{DAG}_{1}(n)=(V, E)$ can be edge-embedded into it. At first, we sort the nodes of a given $\mathrm{DAG}_{1}(n)$ in the topological order as $V_{1}, V_{2}, \ldots, V_{n}$. And the edgeembed mapping $\varrho$ can be defined as: $\varrho\left(V_{i}\right)$ is the $i$-th pole of the supernodes from top to bottom, or formally, the $(i \bmod k)$-th pole of $\operatorname{SN}(k)_{\left\lceil\frac{i}{k}\right\rceil}$. For each node $V_{i}$ in the $\mathrm{DAG}_{1}(n)$, it may have a precursor-node (denote by $V_{i}^{\text {pre }}$ ) and a successor-node (denote by $V_{i}^{s u c}$ ). Then we assign the $\left[V_{i}\right]_{i n}$-th input and the $\left[V_{i}\right]_{\text {out }}$-th output of $\operatorname{SN}(k)_{\left[\frac{i}{k}\right\rceil}\left(i n_{\left[V_{i}\right]_{\text {in }}}^{\left[\frac{i}{k}\right\rceil}\right.$ and out $\left.t_{\left[V_{i}\right]_{\text {out }}\left[\frac{i}{k}\right\rceil}\right)$ to $V_{i}$ to make sure that $\left[V_{i}\right]_{\text {in }}=\left[V_{i}^{\text {pre }}\right]_{\text {out }},\left[V_{i}\right]_{\text {out }}=\left[V_{i}^{\text {suc }}\right]_{\text {in }}$ and no inputs and outputs of supernodes are reused. The method for assignment can be find in [17]. At last, for every edge $\left(V_{i}, V_{j}\right) \in E(i<j$ due to the topological sorting $)$, we give an edge-disjoint path from $\varrho\left(V_{i}\right)$ to $\varrho\left(V_{j}\right)$ as follow. Due to $V_{i}^{s u c}=V_{j}$ and $V_{j}^{\text {pre }}=V_{i}$, we know that $\left[V_{i}\right]_{\text {out }}=\left[V_{j}\right]_{\text {in }}$, which means out $t_{\left[V_{i}\right]_{\text {out }}\left[\frac{i}{k}\right]}$ and $i n_{\left[V_{j}\right]_{\text {in }}}^{\left[\frac{j}{k}\right]}$, are both in the edge-universal graph: $\operatorname{EUG}_{1}\left(\left\lceil\frac{n}{k}\right\rceil-1\right)_{\left[V_{i}\right]_{o u t}}$, so there is an edge-disjoint path from out $t_{\left[V_{i}\right]_{o u t}}^{\left[\frac{i}{k}\right]}$ to $i n_{\left[V_{j}\right]_{i n}}^{\left[\frac{j}{k}\right\rceil}$. As $\mathrm{SN}(k)_{\left\lceil\frac{i}{k}\right\rceil}$ is a supernode, there must be a edge-disjoint path from $\varrho\left(V_{i}\right)$ to out $t_{\left[V_{i}\right]_{\text {out }}}^{\left[\frac{i}{k}\right]}$. Similarly, the edge-disjoint path from $i n_{\left[V_{j}\right]_{\text {in }}}^{\left[\frac{j}{k}\right]}$ to $\varrho\left(V_{i}\right)$ can also be found. We connect these three paths to finish the process of edge-embedding.


[^0]:    ${ }^{3}$ Definition 2 puts no limits on the fan-in/fan-out of EUG, but most existing UC constructions additionally require the underlying EUG to be a $\mathrm{DAG}_{2}$.

[^1]:    ${ }^{4}$ Since $N_{S}$ is a common node, it cannot be an endpoint of a path. For a X-switching gate $G_{S}$, there may be two paths passing through $N_{S}$, for which only a single control bit is needed as paths in $Q$ are edge-disjoint by definition.

[^2]:    ${ }_{5}$ As a slight abuse of definition, the size of a supernode is different from that of a graph by excluding input and output nodes. As we will see, it comes in handy when composing the components to build a large EUG and calculating its size.
    ${ }^{6}$ in $_{j}^{i}\left(\right.$ out $\left.{ }_{j}^{i}\right)$ denotes the $j$-th input (output) of the $i$-th supernode (denoted by $\left.\mathrm{SN}(k)_{i}\right)$

[^3]:    ${ }^{7}$ Similar to the size of supernode, we define the depth of $\operatorname{SN}(k)$ as the length of the longest path minus 2 (i.e., excluding inputs and outputs), denoted by depth $(\operatorname{SN}(k))$.

[^4]:    ${ }^{8}$ The search algorithm outputs a few hundred of outcomes many of which are isomorphic to each other, but our verification is by hand and is certainly not exhaustive.

