# The Cost to Break SIKE: A Comparative Hardware-Based Analysis with AES and SHA-3

Patrick Longa Microsoft Research, USA Wen Wang Yale University, USA Jakub Szefer Yale University, USA

#### Abstract

This work presents a detailed study of the classical security of the post-quantum supersingular isogeny key encapsulation (SIKE) protocol using a realistic budget-based cost model that considers the actual computing and memory costs that are needed for cryptanalysis. In this effort, we design especiallytailored hardware accelerators for the time-critical isogeny computations that we use to model an ASIC-powered instance of the van Oorschot-Wiener (vOW) parallel collision search algorithm. We then extend the analysis to AES and SHA-3 in the context of the NIST post-quantum cryptography standardization process to carry out a parameter analysis based on our cost model. This analysis, together with the state-ofthe-art quantum security analysis of SIKE, indicates that the current SIKE parameters offer a wide security margin, which in turn opens up the possibility of using significantly smaller primes that would enable more efficient and compact implementations with reduced bandwidth. Our improved cost model and analysis can be applied widely to other cryptographic settings and primitives, and can have implications for other post-quantum candidates in the NIST process.

#### **1** Introduction

The "Post-Quantum Cryptography Standardization" process organized by the National Institute of Standards and Technology (NIST) has recently entered its third round with the selection of 15 key encapsulation mechanisms (KEM) and digital signature schemes [36]. Among them, the Supersingular Isogeny Key Encapsulation (SIKE) protocol [4] stands out by featuring the smallest public key sizes of all of the encryption and KEM candidates and by being the only isogeny-based submission. In its second round status report, NIST highlights that it sees SIKE "as a strong candidate for future standardization with continued improvements" [37].

**SIKE's security history.** SIKE is the actively-secure version of Jao-De Feo's Supersingular Isogeny Diffie-Hellman (SIDH) key exchange proposed in 2011 [23]. SIDH, in contrast to preceding public-key isogeny-based protocols [13,

44, 49], bases its security on the difficulty of computing an isogeny between two isogenous *supersingular* elliptic curves defined over a field of characteristic *p*. This problem, which was studied by Kohel in 1996 [29] and by Galbraith in 1999 [20], continues to be considered hard, as no algorithm is known to reduce its classical and quantum exponential-time complexity. In contrast, the problem of computing isogenies between *ordinary* curves has endured a more turbulent history. While this problem is still considered exponential on classical computers [21], in 2010, Childs, Jao and Soukharev proposed a quantum algorithm that solves it in subexponential time [10]. Since supersingular curves have a non-commutative endomorphism ring, SIDH inherently avoids this attack which requires the endomorphism ring to be commutative.

More precisely, SIDH and SIKE are based on a problem called the computational supersingular isogeny (CSSI) problem in [14]—that is more special than the general problem of constructing an isogeny between two supersingular curves. In these protocols, the degree of the isogeny is smooth and public, and both parties in the key exchange each publish two images of some fixed points under their corresponding secret isogenies. However, so far no attack has been able to advantageously exploit this extra information. Hence, it is still the case that the CSSI problem can be seen as an instance of the general *claw problem*, as originally suggested by the SIDH authors back in 2011. The black-box claw problem, and thus CSSI, can be solved with asymptotic exponential complexities  $O(p^{1/4})$  and  $O(p^{1/6})$  on classical and quantum computers, respectively [23].

**SIKE's parameter selection.** Since 2011, parameters for SIDH, and later for SIKE, have been selected following the above classical and quantum complexities [4,11,23]. Accordingly, the initial SIKE submission to the NIST PQC effort in 2017 [6] included the parameter sets SIKEp503, SIKEp751 and SIKEp964,<sup>1</sup> to match or exceed the computational resources required for key searches on AES128, AES192 and

<sup>&</sup>lt;sup>1</sup>The name of the parameter set is assembled by concatenating "SIKEp" and the bitlength of the underlying prime p.

AES256, respectively. These, in turn, correspond to NIST's security levels 1, 3 and 5 [38]. Levels 2 and 4 are defined by matching or exceeding the computational resources required for collision searches on SHA3-256 and SHA3-384, respectively. It was not until 2019 that Adj, Cervantes-Vázquez, Chi-Domínguez, Menezes and Rodríguez-Henríquez [1] showed that the van Oorschot-Wiener (vOW) parallel collision finding algorithm [52] is the best classical algorithm for CSSI in practice. This was based on the observation that the vOW algorithm allows a time-memory trade-off that enables the reduction of the significant memory requirements (also of  $O(p^{1/4}))$  of the meet-in-the-middle attack against the claw problem. Shortly afterwards, after studying the best known quantum algorithms for CSSI, Jaques and Schank [25] confirmed that the classical vOW algorithm should be used to establish the post-quantum security of SIKE and to choose its parameters; see [12] for a posterior study with recent cryptanalytic results. Accordingly, the SIKE team updated their parameter selection for Round 2 of the NIST PQC process, proposing SIKEp434, SIKEp503, SIKEp610 and SIKEp751 for levels 1, 2, 3 and 5, respectively [5].<sup>2</sup>

**Cost models for cryptographic schemes.** There are several approaches in the literature to assess the security of cryptographic schemes. Most simplistic models are directly based on the query complexity of the corresponding attacks, while slightly refined versions incorporate gate, instruction or cycle counts determined by an algorithmic or implementation-based estimate of the atomic operations in the cryptanalysis. For example, in its call for proposals for the PQC process [38], NIST suggests the use of a simple "non-local gate model". These methods, however, disregard other elements that can play a significant role in practice, such as the cost of memory. It is also unclear how precisely counting the number of instructions or gates relates to actual attacks.

Wiener [55] gave a step forward by considering a 3dimensional machine model and analyzing its cost in terms of the processing, storage and wiring (communication) components that are required by an attack. This approach is only slightly more complex but gives a more precise approximation of the actual security of a given cryptosystem. A positive side-effect of this more holistic approach is that, for example, it permits to identify parallel attacks that are *practically* more efficient than the serial versions.<sup>3</sup> This, in general, motivates cryptographers to use the most efficient attacks when evaluating security.

We note, however, that Wiener was only "concerned with asymptotics". In his model, the different components (processors, memory, wires) are assigned the same cost or "weight". Moreover, an algorithm's total cost is estimated by multiplying the total number of components by the number of steps that are executed per processing unit, giving both sides an equal weight.<sup>4</sup>

Some works in the literature apply an even more realistic *budget-based* cost model that avoids the issues above and is still relatively simple (e.g., see van Oorschot and Wiener [51, 52]): Assume a fixed budget for the attacker and then let her/him allocate the money to get all the necessary hardware in such a way that the time it takes to break a scheme is minimized. The strength of the scheme is determined by such a lower bound for the attack time.

This approach has several advantages. First, it motivates searching for the most cost-effective solution for a problem to help establish a good practical approximation of the security of a scheme (expressed in terms of the time it takes to break it). Thus, it promotes the use of the most efficient algorithms in practice, in place of slower ones (e.g., parallel versus serial attacks). Economically, it motivates the use of the most cost-efficient hardware to achieve a successful break in the least amount of time. More to the point, most effective cryptanalytic efforts aimed at breaking cryptographically strong schemes are expected to use application-specific integrated circuits (ASICs), which demand high non-recurring engineering expenses but are the best alternative in large production volumes. Establishing lower bounds for security using ASICs guarantees that any other approach taken by an attacker (e.g., using an army of hijacked PCs over the Internet or renting cloud infrastructure or using GPUs) is going to take either more time or money (or both).

As Wiener [55] argued, one potential disadvantage of considering the cost of the various hardware components required in an attack is the risk of overestimating security if new cryptanalytic attacks are discovered that are able to reduce the memory and communication requirements without increasing the number of processing steps. However, by not including all the large costs in the analysis of the best known attacks, one is left chasing "future" attacks that could never materialize in practice. In our opinion, if our understanding of the underlying hardness problem of a scheme is *mature enough*, it is preferable to estimate the *actual* cost of the best known attacks and then decide on the security margin we want to add on top—one can argue that this is actually the role of having different security levels—, instead of disregarding some costs and assuming this provides a security margin.

**Contributions.** In this paper, taking advantage of the relatively stable history of SIKE's underlying hardness problem, we analyze its security under a budget-based cost model. Compared to previous work on cryptanalytic costs, the robustness of the model is strengthened by carrying out an analysis of historical price data of semiconductors and memory, and by making simple yet informative projections for the future.

<sup>&</sup>lt;sup>2</sup>We note that there were no parameter changes for Round 3.

<sup>&</sup>lt;sup>3</sup>A point emphasized by Bernstein [7], for example, is that some studies focus on serial attacks and their improvement, ignoring the existence of better parallel attacks.

<sup>&</sup>lt;sup>4</sup>Wiener's approach is unable to identify the best attack if, for example, an algorithm takes  $O(n^{1/2})$  steps per processor and  $O(n^{1/2})$  components, while another algorithm takes  $O(n^{2/3})$  steps per processor and  $O(n^{1/3})$  components.

To determine actual hardware costs for the model, we design especially-tailored, ASIC-friendly hardware accelerators for the large-degree isogeny computation, which is the single most critical operation in the cryptanalysis of SIKE. The architectures, which are of independent interest for constructive purposes, are optimized for area-time (AT) product, matching the requirements in a real cryptanalytic setup. Using ASIC synthesis results, we estimate the cost of running the vOW algorithm on SIKE and produce security estimates for the SIKE Round 3 parameters and for a set of new parameters that we introduce.<sup>5</sup>

To verify the soundness of our design, we implemented a proof-of-concept hardware/software co-design of the vOW algorithm on FPGA, leveraging the software developed by Costello, Longa, Naehrig, Renes and Virdia [12].

The cost model is also applied to AES [40] and SHA-3 [41], yielding more realistic security estimates for these primitives that are relevant for the ongoing NIST PQC process. A comparison with our SIKE estimates—complemented by the state-of-the-art results for quantum attacks—leads us to conclude that the current SIKE parameters are conservative and offer a wide security margin. To explore the potential of using parameters that match more closely the NIST security targets, we generate the following *three* new alternative parameters:<sup>6</sup>

- SIKEp377, with  $p = 2^{191}3^{117} 1$  (Level 1),
- SIKEp546, with  $p = 2^{273}3^{172} 1$  (Level 3),
- SIKEp697, with  $p = 2^{356}3^{215} 1$  (Level 5).

Finally, we report optimized implementations of these parameters for x64 platforms that show the potential improvement in performance. For example, SIKEp377, which is intended for level 1, is roughly  $1.4 \times$  faster than the Round 3 parameter SIKEp434 on an x64 Intel processor. In addition, the public key size is reduced by roughly 13%. Even smaller key sizes would be possible with compressed variants of the parameters [5, 35, 42].

Our results call into question the precision of metrics such as the gate-based model to determine the practical security of a scheme and to derive efficient parameters.

**Outline.** After giving some preliminary background about SIKE and the vOW algorithm in §2, we describe the details of our improved budget-based cost model in §3. In §4, we describe the attack setup of the vOW algorithm on SIKE, present the design of our cryptanalysis hardware accelerators, as well as the hardware/software co-design of vOW, and summarize the synthesis results that are used to determine the cost of attacking SIKE. In §5, we revisit the cost analysis of attacking AES and SHA-3. The comparative security analysis

of SIKE, AES and SHA-3 appears in §6, together with our recommendations of SIKE parameters and their optimized implementations on x64 platforms. We end with a discussion about the implications of our analysis in §7.

#### 2 Preliminaries

#### 2.1 SIKE and the CSSI problem

SIKE is a key encapsulation mechanism that is an activelysecure variant of the SIDH protocol [4], i.e., it offers resistance against indistinguishability under adaptive chosen ciphertext (IND-CCA2) attacks. In practice, this means that SIDH keys are *ephemeral* while SIKE's do not need to be.

Fix a prime  $p = 2^{e_2}3^{e_3} - 1$  with  $2^{e_2} \approx 3^{e_3}$ . The protocol works with the roughly p/12 isomorphism classes of supersingular elliptic curves that exist in characteristic p and that are all defined over  $\mathbb{F}_{p^2}$ . Each of these classes is uniquely identified by its  $\mathbb{F}_{p^2}$ -rational *j*-invariant. If we define an isogeny as a *separable* non-constant rational map between two elliptic curves, its degree is assumed to be equal to the number of elements in its kernel. Let *E* be a (supersingular) elliptic curve defined over  $\mathbb{F}_{p^2}$ , for which  $\#E = (p+1)^2$ , and *G* be any subgroup of *E*. Then, there is a one-to-one correspondence (up to isomorphism) between subgroups  $G \subset E$  and isogenies  $\phi : E \to E/G$  whose kernel are *G*. Vélu's formulas can be used to compute these isogenies [53].

SIKE has as public parameters the two positive integers  $e_2$ and  $e_3$  that define p and the finite field  $\mathbb{F}_{p^2}$ , a starting supersingular elliptic curve  $E_0/\mathbb{F}_{p^2}$ , and bases  $\{P_2, Q_2\}$  and  $\{P_3, Q_3\}$ for the  $2^{e_2}$ - and  $3^{e_3}$ -torsion groups  $E_0[2^{e_2}]$  and  $E_0[3^{e_3}]$ , respectively. A simplified version of the computational supersingular isogeny (CSSI) problem can then be described as follows [1].

**Definition 1** (CSSI). Let  $(\ell, e) \in \{(2, e_2), (3, e_3)\}$ . Given the public parameters  $e_2, e_3, E_0/\mathbb{F}_{p^2}, P_\ell, Q_\ell$  and the elliptic curve  $E_0/G$  defined over  $\mathbb{F}_{p^2}$ , where G is an order- $\ell^e$  subgroup of  $E_0[\ell^e]$ , compute the degree- $\ell^e$  isogeny  $\phi : E_0 \to E_0/G$  with kernel G or, equivalently, find a generator for G.

### 2.2 The vOW parallel collision finding algorithm

Let  $f: S \to S$  be a (pseudo-)random function on a finite set *S*. The van Oorschot-Wiener (vOW) algorithm finds collisions f(r) = f(r') for distinct values  $r, r' \in S$ .

Define *distinguished points* as elements in *S* that have a distinguishing property that is easy to test, and denote by  $\theta$  the proportion of points of *S* that are distinguished. The vOW algorithm proceeds by executing collision searches in parallel, where each search starts at a freshly chosen point  $x_0 \in S$  and produces a trail of points  $r_i = f(r_{i-1})$ , for i = 1, 2, ..., until a distinguished point  $r_d$  is reached. Let a shared memory have capacity to collect up to *w* triples of the form  $(r_0, r_d, d)$ , where

<sup>&</sup>lt;sup>5</sup>We plan to open source and make publicly available our Python security estimation script, our hardware implementations for ASIC/FPGA, and the software implementation of the alternative SIKE parameters proposed in this work.

<sup>&</sup>lt;sup>6</sup>The use of the prime p546 was previously suggested in [1] to match "the 160-bit security level".

each triple represents a distinguished point and its corresponding trail. Also assume that a given triple is stored at a memory address that is a function of its distinguished point. Every time in a search that a distinguished point is reached, two cases arise: (*i*) if the respective memory address is empty or holds a triple with a distinct distinguished point, the new triple  $(r_0, r_d, d)$  is added to memory and a new search is launched with a new starting point  $r_0$ , or (*ii*) if the distinguished point in the respective address is a match, a collision was detected. Note that it is possible that trails fall into loops that do not lead to distinguished points. To handle these cases, [52] suggests to abandon trails that exceed certain maximum length (e.g.,  $20/\theta$ ). The expected length *d* of the trails is  $1/\theta$  on average.

In [52], van Oorschot and Wiener classified different cryptanalytic applications according to whether collision searches are required to find a *small* or a *large* number of collisions. Relevant to this work is that the first case matches collisionsearch on SHA-3 while the second one applies to golden collision-search for SIKE; see §5.2 and §4 for the application of each case.

Finding one (or a small number of) collision(s). In this case, since  $\sqrt{\pi |S|/2}$  points are expected to be produced before one trail touches another, the work required by each search engine is  $\sqrt{\pi |S|/2}/m$  when *m* search engines are running in parallel. If we add to this the cost to reach a distinguished point after a useful collision has been detected (i.e.,  $1/\theta$  steps) and the cost of locating the initial point of collision (i.e,  $1.5/\theta$  steps),<sup>7</sup> the total runtime to locate the first useful collision with probability close to 1 is [52]

$$T = \left(\frac{1}{m}\sqrt{\pi|S|/2} + \frac{2.5}{\theta}\right)t,\tag{1}$$

where t is the time for one run of f.

**Finding a large number of collisions.** For the case where a large number of collisions exist, we follow convention and call *golden collision* to the unique collision that leads to solving the targeted cryptanalytic problem. In this case, since the number of collisions for f is approximately |S|/2, one would expect to have to detect this same number of collisions on average before finding the golden collision. However, the golden collision might have a low probability of detection for a given f. This suggests that the best performance on average should be achieved by using different function versions, each one running for a fixed period of time, until the golden collision is found. In the remainder, we denote the different function versions by  $f_n$ , with  $n \in \mathbb{Z}^+$ .

Assisted by a heuristic analysis, van Oorschot and Wiener determined that the total runtime of the algorithm is minimized when fixing  $w \ge 2^{10}$  and  $\theta = 2.25\sqrt{w/|S|}$ , and the

total number of distinguished points generated by each function version is set to 10w, where, as before, w represents the number of memory units that are available to store the triples  $(r_0, r_d, d)$ . Under these conditions, the total runtime to find a golden collision is estimated as

$$T = \left(\frac{2.5}{m}\sqrt{|S|^3/w}\right)t\tag{2}$$

where t is the time for one run of  $f_n$  and m is the number of search engines that are run in parallel. The value 2.5 is another constant determined experimentally in [52].

### **3 Budget-Based Cost Model**

In this section, we describe the budget-based cost model that we use to estimate the security of SIKE in §4 and the security of AES and SHA-3 in §6.

The basic idea under this model is that the attacker is assigned a fixed budget that he/she then uses to get computing and storage resources.<sup>8</sup> The specific amount of each of these two resources is determined such that the time to successfully break the targeted scheme is *minimized*. The security of the scheme is given by the time it takes to break it.<sup>9</sup>

While our model is inspired by the analysis in [51, 52], we expand it by considering historical price information of semiconductors and memory components. As we argue later on, an analysis of technological and economic trends gives confidence to using this data to help determine the strength of cryptographic schemes.

**Remark 1** While there is a long list of components that are required to build and support the full infrastructure for a large-scale, real-world attack, we simplify the analysis and only consider sufficiently large costs, such as those for computation and storage, without losing much precision. We also note that wiring and communication costs can be significant. However, for the targeted cryptographic schemes these other costs can be considered relatively small, as the analysis in [55] showed for several cryptogystems.

**Remark 2** The model could include other arguably large costs such as those incurred for energy consumption and heat dissipation. However, given that these costs are largely correlated to the memory and computing power, their inclusion would increase significantly the analysis complexity without gaining any obvious advantage.<sup>10</sup>

<sup>&</sup>lt;sup>7</sup>As pointed out in [52], some applications such as discrete logarithms do not require locating the initial point of collision of two colliding trails. In these cases, it suffices to detect that the trails merged.

<sup>&</sup>lt;sup>8</sup>We use U.S. dollars (USD) as currency, without loss of generality.

<sup>&</sup>lt;sup>9</sup>We use "years" as the unit of security strength, without loss of generality. <sup>10</sup>For a relevant discussion, refer to Ray Perlner's post in the NIST PQC mailing list on 08-17-2020 https://csrc.nist.gov/projects/ post-quantum-cryptography/email-list.




Figure 1: Historical release prices of Intel and AMD MPUs in terms of number of gates per dollar, and prices of memory in terms of bytes per dollar. The prices are scaled by dividing the values by 7.40 (see App. A). Data corresponds to the lowest price found for each category (MPU, HDD, DRAM or SSD) per year from 2000 to 2020. Refer to App. C for the original price values and their respective sources. To estimate the number of gates, we use the standard assumption that each gate consists of four transistors. The (forecast) values by the Linley Group and the ITRS are taken from [18].

The cost model. The time in years that takes to break a cryptographic scheme, under a budget of B dollars, is given by

$$Y = \left(\frac{\#par\_ops}{m} + \#ser\_ops\right) \cdot \frac{1}{ct},$$
(3)

where:

- *m* represents the number of processing engines,
- *ct* is the computing throughput expressed in terms of the number of operations computed per year by one processing engine,
- *#par\_ops* is the total number of operations that can be perfectly parallelized, and
- #ser\_ops is the total number of serial operations.

The number of processing engines (*m*) and memory units (*w*) are constrained according to

$$B = m \cdot c_m + w \cdot c_w, \tag{4}$$

where  $c_m$  and  $c_w$  represent the cost (in dollars) of *one* processing engine and *one* memory unit, respectively.

The cost of computation power and memory. The inclusion of the costs of memory and computing resources is a key ingredient to better reflect the true cost of cryptanalysis. This is particularly relevant for memory-intensive cryptanalytic attacks (such as the vOW-based attack against SIKE), especially when analyzed in relation to attacks that require negligible use of memory (such as brute-force attacks against AES). An important aspect commonly overlooked is how these computing/memory costs have behaved historically and how they are expected to behave in the future. Most analyses in the literature use costs that correspond to *one* specific point in history (typically, the "present time" for a certain study). But providing security estimates for different security levels involves an attempt at predicting the future looking at lifespans of 10, 15, 20 years or more. Thus, a natural question that arises is how a budget-based estimate could vary or is expected to vary over time.<sup>11</sup>

Barred the chance of a flux capacitor ever working,<sup>12</sup> one imperfect but practical approach to predict such a future is to observe the historical evolution of transistors and memory prices. Specifically, we use the public release prices of microprocessor units (MPUs) from Intel and AMD, together with their information about the number of transistors contained in each, to derive an imperfect but arguably sufficient measure of the cost an attacker would have to pay to fabricate his/her own ASIC chips. As is standard, to get gate counts we assume that a so-called gate equivalent (GE) represents a 2-input NAND gate in CMOS technology, and that in turn each of these gates consists of *four* transistors. Similarly, we use the public prices of memory technologies that are most suitable for the task, including hard disk drive (HDD), dynamic random-access memory (DRAM) and solid-state drive (SSD), to get memory costs per byte. These costs are depicted in Figure 1. To deal with the relatively small gap between release prices and the actual production cost of fabricating a chip, we apply a scaling factor (7.40) to the transistor and memory prices, which was calculated from the estimates in [27]; see App. A for the exact derivation of the value.

It can be observed that, historically, the bytes to gates cost ratio has been quite stable, which highlights the strong correlation between the cost of transistors (gates) and memory (bytes). This is not surprising since, in general, semiconductors-including transistors for logic and memory means such as DRAM-have evolved under the same economic and technological stress forces, and have followed the same fundamental projections such as those dictated by Moore's law [34] and Dennard scaling [15]. Through decades the development of the different operations required to fabricate semiconductor devices has been coordinated under the umbrella of so-called "technological roadmaps". These wide efforts started at the national level (e.g., the National Technology Roadmap for Semiconductors (NTRS) [47] organized by the Semiconductor Industry Association (SIA) [45] in the U.S.), but then in the late 90's morphed into a unified and global initiative known as the International Technology Roadmap for Semiconductors (ITRS) [22], which in 2016 was

<sup>&</sup>lt;sup>11</sup>More generally, the question is how the security of a given cryptosystem is expected to change over time due to technological advances and increases in capital, which is a factor that is many times ignored in other works.

<sup>&</sup>lt;sup>12</sup>"Back to the future" fans will love the reference to the DeLorean time machine https://en.wikipedia.org/wiki/DeLorean\_time\_machine.

succeeded by the International Roadmap for Devices and Systems (IRDS) [17]. These large coordination efforts—in part responsible for the meteoric progress of semiconductors—have led to a steady and uniform progress in the miniaturization of transistors and other related components that, in turn, has led to a steady and uniform reduction in the cost of semiconductors overall [18].<sup>13</sup>

Figure 1 also includes a forecast of the transistor prices for "high-performance MPUs" done by the ITRS in 2007 for the years between 2000 and 2020 (see Tables 7a and 7b of the "Executive Summary", 2007 edition [18]), and includes the costs of transistors reported by the Linley Group for the years between 2002 and 2012 and its forecast for the years 2014 and 2015 (see §8 in the "More Moore – ITRS 2.0" white paper [18]). Overall, the stability of the data and its consistency across different sources suggest that the adjusted prices of MPUs for logic and HDDs for memory can be used as good approximations to the lower bounds of the costs a real attacker would encounter in practice.

#### 4 Cost of Attacking SIKE

In this section, we describe and adapt the vOW attack to Round-3 SIKE, and produce operation counts corresponding to different parameter sets. Then, we introduce our hardware implementation that covers efficient accelerators for the isogeny computation. The synthesis results that we produce are used in combination with our operation counts to give area/time estimates for attacking SIKE on ASICs.

#### 4.1 vOW on SIKE

We start by adapting the attack setup in [12] to Round-3 SIKE for the most commonly found scenario, i.e.,  $\ell = 2$  with even  $e_2$ . Refer to App. B for the explicit details for two other cases:  $\ell = 2$  with odd  $e_2$ , and  $\ell = 3$  with odd  $e_3$ .

The SIKE Round 3 specification sets the Montgomery curve  $E_6/\mathbb{F}_{p^2}$ :  $y^2 = x^3 + 6x^2 + x$  with  $j(E_6) = 287496$  as the starting curve of the protocol. Fix  $\ell = 2$  and assume  $e_2$  is even. Let the final curve be defined as  $E = E_6/G$ , where *G* is an order- $2^{e_2}$  subgroup of  $E_6[2^{e_2}]$ . Taking into account the use of  $E_6$  and the savings in the final step of the large-degree isogeny computation [12, §3.1], attackers are left with the task of finding the isogeny of degree  $2^{e_2-2}$  between  $E_6$  and a certain challenge curve  $E_A$ . Let  $S = \{0, 1, \dots, 2^{e_2/2-1} - 1\}$ . In an efficient version of

Let  $S = \{0, 1, ..., 2^{e_2/2-1} - 1\}$ . In an efficient version of the attack, the attacker can fix bases  $\{P, Q\}$  and  $\{U, V\}$  for  $E_6[2^{e_2/2}]$  and  $E_A[2^{e_2/2-2}]$ , where  $\pi(P) = -P$  and  $\pi(Q) = Q$ with  $\pi$  representing the Frobenius endomorphism. We use the efficient instantiation for  $f_n$  proposed in [12]. They define  $f_n : S \to S$  by  $f_n(r) = g_n(h(r))$ , where  $g_n$  is a hash function with index *n* and *h* is given by

$$h: r \mapsto \begin{cases} j, & \text{if } \operatorname{lsb}(b) = 0 \text{ for } j = a + b \cdot i \in \mathbb{F}_{p^2} \\ \overline{j}, & \text{otherwise} \end{cases}$$

where

$$j = \begin{cases} j(E_6/\langle P + [r \gg 1]Q \rangle), & \text{if } lsb(r) = 0\\ j(E_A/\langle U + [r \gg 1]V \rangle), & \text{if } lsb(r) = 1 \end{cases}$$

As can be seen, the function *h* uses a canonical representation of the conjugate classes in  $\mathbb{F}_{p^2}$ , such that it is always the case that we land on a *j*-invariant where the least significant bit of the imaginary part is 0. Note that » represents the right shift operator. Thus, the least significant bit of *r* is used to select whether we compute an isogeny from  $E_6$  or from  $E_A$ and, therefore, we have that  $r \in \{0, 1, \dots, 2^{e_2/2-2} - 1\}$ .

The kernels P + [r]Q determine degree- $2^{e_2/2}$  isogenies from  $E_6$ . However, by exploiting the Frobenius endomorphism [12, §3.1], it follows that the search space reduces to  $2^{e_2/2-1}$  distinct equivalence classes of *j*-invariants. The kernels U + [r]V determine degree- $2^{e_2/2-2}$  isogenies from  $E_A$ , leading to  $2^{e_2/2-2}$  distinct equivalence classes of *j*-invariants. In the remainder, we slightly underestimate the attack cost and only consider the use of  $2^{e_2/2-2}$ -isogenies as the core operation that is needed to approximate the cost of *f*. This also means that we ignore the cost of the hash function  $g_n$ , in an effort to be conservative in our security estimates.

Another crucial ingredient to estimate the cost of attacking SIKE is the memory required to store distinguished point triples (§2.2). For a triple  $(r_0, r_d, d)$  the starting and distinguished points have a length of  $2^{e_2/2-1}$  bits. However, if we apply van Oorschot and Wiener's recommendation of defining a fixed number of top 0 bits as the distinguishing property [52, §4.1], distinguished points can be efficiently stored using only log  $|S| + \log \theta$  bits, where  $\theta$  is the distinguished point rate. If we fix the maximum length of the trails to  $20/\theta$  then the counter *d* can be represented with log  $(20/\theta)$  bits. Thus, a *memory unit* in a vOW attack against SIKE requires approximately the following number of bytes

$$[(2 \log |S| + \log 20)/8].$$
(5)

**Operation counts.** The two operations that make up the computation of a *full* large-degree isogeny as described above are the construction of kernels with the form P + [r]Q and the computation of the half-degree isogeny itself. Hence, estimating their computing time and plugging the total "t" into Eq. (2) is expected to give a good approximation to a practical lower bound of the attack runtime.

For the kernel computation, it is standard to use the efficient Montgomery ladder, which computes  $\chi(P + [r]Q)$  given input values  $\chi(P), \chi(Q), \chi(Q - P)$  for elliptic curve points P, Q, Q - P, where  $\chi(\cdot)$  represents the *x*-coordinate of a given point. We note that the vOW implementation reported in [12] makes use of the 3-point Montgomery ladder for variable

<sup>&</sup>lt;sup>13</sup>Although the core technology behind HDDs is not based on semiconductors, they have also followed a similar pattern of growth and cost reduction, arguably because of being under similar economic and technological forces.

Table 1: Operation counts for the isogeny and elliptic curve operations in the kernel and isogeny tree traversal computations corresponding to a  $2^{e_2/2-2}$ -isogeny for even exponent (resp.  $2^{(e_2-3)/2}$ isogeny for odd exponent, omitting single 2-isogenies). Tree traversal uses an optimal strategy consisting of point quadrupling and 4-isogeny steps; ADD denotes a differential point addition, DBL a point doubling, 4-get a 4-isogeny computation, and 4-eval a 4isogeny evaluation. Round 3 parameters appear at the top, while the new parameters proposed in this work are at the bottom.

	Kernel	Tr	ee trave	rsal
	ADD	DBL	4-get	4-eval
SIKEp434	106	282	53	166
SIKEp503	123	352	61	187
SIKEp610	151	434	75	255
SIKEp751	184	548	92	334
SIKEp377	94	236	47	147
SIKEp546	135	394	67	211
SIKEp697	176	516	88	318

input points proposed by Faz et al. [16]. However, for cryptanalysis one can employ the ladder version that exploits precomputations [16, Alg.3], since the input points are fixed in this case. This algorithm speeds up the kernel computation by roughly 2 times at the expense of storing about  $e_2/2$  points.

Recall that  $\ell \in \{2,3\}$ . For the case of the half-degree isogeny itself, the computation can be visualized as traversing a tree, from top to bottom, doing point multiplications by  $\ell$  and  $\ell$ -isogeny computations which are guided by a so-called *optimal strategy* [14, §4.2.2]. This optimal strategy is derived by using the relative cost of point multiplication by  $\ell$  and  $\ell$ -isogeny evaluation.

Table 1 summarizes the operation counts for a full largedegree isogeny operation as required for cryptanalysis. The table only includes the 2-power torsion case which is the preferable option for cryptanalysis as it is more efficient than the 3-power torsion case for all the SIKE parameters under study. For the kernel, we take into account the optimization using a fixed-point Montgomery ladder. In contrast to [12, §5], we include the cost of the kernel computation as well as the costs of both the  $\ell$ -isogeny computation and the  $\ell$ -isogeny evaluation when assessing the cost of the full isogeny.

#### 4.2 Hardware implementation of the attack

We devised a hardware prototype of the vOW algorithm on SIKE using software/hardware co-design based on the popular RISC-V platform [43]. An approach based on HW/SW co-design facilitates prototyping and analyzing cryptanalytic targets by combining the flexibility and portability of a processor like RISC-V with the power of rapidly-reprogrammable hardware acceleration on FPGA. For RISC-V we use VexRiscy [54] which is a 32-bit RISC-V CPU




Figure 2: Diagram of the SW/HW co-design based on Murax SoC.




Figure 3: Diagram of the isogeny hardware accelerator and its interaction with the APB bridge module.

implementation written in SpinalHDL [48]. It supports the RV32IM instruction set and implements a five-stage in-order pipeline. The VexRiscv ecosystem also provides a complete predefined processor setup called "Murax SoC" that has a compact and modular design, as shown in Fig. 2.

The design uses as basis the software implementation of vOW by Costello, Longa, Naehrig, Renes and Virdia [12, 33]. Since their software targets SIKE Round 1 parameters, our first task was to adapt it to the Round 3 parameters and to the parameters proposed in this work, following the description from the previous section.

Since one goal of the design is to help define lower bounds for the cost of cryptanalyzing SIKE on ASICs, we designed a flexible and efficient hardware accelerator for the most cost intensive computation for the task, that is, the large-degree isogeny computation. This includes the hardware acceleration of the kernel construction as wells as the isogeny computation itself. With the budget-based cost model in mind, the main optimization goal was then the minimization of the area-time (AT) product. A brief description of the design follows.

Figure 3 shows the diagram of the isogeny hardware accelerator. A Controller module sits at the top of the design that contains a state machine that supports all the necessary elliptic curve and small-degree isogeny computations for the 2-power torsion case, including doubling, differential addition, 4-isogeny evaluation and 4-isogeny computation.

Table 2: Comparison of SIKE implementations (encapsulation function Enc only, w/o SHAKE) on a Xilinx Virtex 7 690T FPGA. The execution time of our implementations was calculated without the communication overhead between RISC-V and the isogeny HW accelerator. Use of FPGA DSPs was disallowed during synthesis.

			Reso	urces		Freq	Enc	
Design	log p	Slices	LUTs	FFs	RAMs	(MHz)	(msec.)	$\textbf{Slices} \times \textbf{Time}$
<b>This work</b> (radix = $2^{32}$ )		6641	23352	4181	4.5	164.55	19.70	130.8
<b>This work</b> (radix = $2^{64}$ )		19842	71895	9079	8.5	116.43	10.54	209.2
[30]	434	20620	64553	21064	37.0	146.91	6.33	130.5
[31], 128-bit ALU		7472	24855	8477	23.5	162.20	22.88	171.0
[31], 256-bit ALU		24400	82143	18509	20.5	163.85	10.21	249.0
<b>This work</b> (radix = $2^{32}$ )		6381	22565	3300	19.5	164.28	94.74	604.5
<b>This work</b> (radix = $2^{64}$ )		19327	70138	6949	38.5	114.55	40.84	789.3
[30]	751	52941	151411	46095	45.5	116.88	18.91	1001.1
[31], 128-bit ALU		7472	24855	8477	23.5	162.20	81.09	605.9
[31], 256-bit ALU		24400	82143	18509	20.5	163.85	25.38	619.3

Separate compact state machines (xDBL\_FSM, xADD\_FSM, get\_4\_isog\_FSM, and eval\_4\_isog\_FSM) were designed for accelerating the respective operations above. The underlying  $\mathbb{F}_{p^2}$ -level arithmetic within these sub-modules are computed in schoolbook fashion by interacting with two parallel  $\mathbb{F}_{p^2}$ \_Adder building blocks as well as two parallel  $\mathbb{F}_{p^2}$ \_Multiplier building blocks.

The  $\mathbb{F}_{p^2}$ -Multiplier uses Montgomery multiplication at the  $\mathbb{F}_p$ -level, which in turn is based on the finely-integrated operand scanning (FIOS) algorithm [28]. For added flexibility, the design supports the free selection of the radix, which determines the size of the atomic data block in the Montgomery multiplication architecture. This approach gives the attacker the flexibility to easily balance area and computing time by tuning the value of radix as desired.

Figure 2 depicts the high-level view of the SW/HW codesign. As we can see, the dedicated isogeny hardware accelerator Controller was integrated to the Murax SoC as an APB peripheral. The communication between the RISC-V and the accelerator is realized by implementing a dedicated memory-mapped bridge module ApbController. As shown in the figure, different computations can be carried out by the accelerator depending on the input cmd value from the software. The elliptic curve and small-degree isogeny computations are handled directly by the Controller module. Apart from this,  $\mathbb{F}_{p^2}$  multiplication functions can be accelerated by triggering the underlying  $\mathbb{F}_{p^2}$ \_Multiplier blocks. This design approach fully leverages the acceleration capabilities of the Controller by enabling the acceleration of  $\mathbb{F}_{p^2}$ multiplications not covered by the elliptic curve and isogeny computations.

**Comparison with other implementations.** A relevant issue for our analysis is to determine the suitability of using the proposed hardware accelerator for analyzing the strength of SIKE under a realistic cost model. Although our implementation is the first one to target hardware implementation on ASIC for cryptanalytic purposes, we can still run a first-order comparison against the most efficient open-source FPGA implementations of SIKE in the literature: the area-efficient implementation by Massolino et al. [31] and the speed-oriented implementation by Koziel et al. [30]. We first point out that these implementations are specialized for FPGAs, for which significant effort goes into optimizing the design for the use of the internal digital signal processors (DSPs). To partially eliminate this bias, we have synthesized the open-source implementations from both works without DSPs. In addition, we only compare the encapsulation operation, as this is the only high-level function in SIKE that fully works on the  $2^{e_2}$ -torsion subgroup, as in the case of our cryptanalysis prototype. To achieve a more fair comparison, we eliminated the SHAKE circuitry from the works above.

Table 2 summarizes the resource utilization and encapsulation timing results for our and the aforementioned SIKE implementations. For a fair comparison, we used the same FPGA board as the existing work, i.e., a Xilinx Virtex 7 690T FPGA of partname XC7VX690TFFG1157-3. We used Vivado Software Version 2018.3 for synthesis. Since we are mostly interested in establishing a lower bound for the cost of the isogeny computation for the analysis of the cryptanalysis cost, for our implementations we estimate the time for encapsulation *without* considering the communication overhead between RISC-V and the isogeny hardware accelerator.

It can be observed that our accelerator using radix  $2^{32}$  virtually matches the lowest values achieved for the slices/time product in comparison with [30] and [31]. More importantly, we achieve so for *both* the smallest and the largest SIKE Round 3 parameter sets, while the competing implementations do not scale as efficiently for different parameters. This is due to the flexibility of our design that has been especially tailored to achieve a low area-time product without DSPs. We remark that this first-order comparison is conservative

Table 3: Cycle results from synthesis for the isogeny and elliptic curve operations in the kernel and tree traversal computations using our hardware accelerators based on two  $\mathbb{F}_{p^2}$  parallel multipliers. The parallel formula for ADD costs  $3\mathbf{M} + 3\mathbf{add} + 3\mathbf{sub}$ , for DBL it costs  $3\mathbf{M} + 2\mathbf{add} + 2\mathbf{sub}$ , for 4-get it costs  $2\mathbf{M} + 4\mathbf{add} + 1\mathbf{sub}$ , and for 4-eval it costs  $4\mathbf{M} + 3\mathbf{add} + 3\mathbf{sub}$ , where **M** denotes multiplication, **add** addition and **sub** subtraction in  $\mathbb{F}_{p^2}$ . Each case reports the results for the radix that achieves the lowest AT product.

		Kernel	Tr	ee trave	rsal
	Radix	ADD	DBL	4-get	4-eval
SIKEp434	2 <sup>32</sup>	843	841	598	1105
SIKEp503	$2^{32}$	1055	1051	742	1383
SIKEp610	$2^{64}$	494	496	360	649
SIKEp751	$2^{64}$	658	658	472	863
SIKEp377	2 <sup>32</sup>	655	655	470	859
SIKEp546	$2^{32}$	1294	1288	904	1697
SIKEp697	$2^{64}$	609	610	438	800

because it ignores some costly resources like Block RAMs.14

Synthesis results. We obtained synthesis results using Synopsis version Q-2019.12-SP1 with the NanGate 45nm opencell library v1.3 (v2010.12) [46]. Table 3 summarizes the cycle counts obtained for each of the individual elliptic curve and small-degree isogeny operations. To estimate conservative lower bounds for the computing cost of the full isogeny, we treat the individual accelerators (xDBL\_FSM, xADD\_FSM, get 4 isog FSM, and eval 4 isog FSM) as independent units, ignoring the controller computation cost and the timing overhead due to data communication. That is, the cycle counts from Table 3 are multiplied with the operation counts in Table 1 to calculate the total cycle counts for a full isogeny (see Table 4). The total time (msec) is then calculated by multiplying the isogeny cycle count by the clock period. Table 4 also reports the area (kGEs) occupied by our isogeny hardware accelerator.

This area and speed information is used directly to determine the cost and performance of a "processing engine" to run vOW on SIKE, as described in §6.

### 5 Cost of Attacking Symmetric Primitives

In this section, we revisit the cost of cryptanalyzing AES and SHA-3 using efficient ASIC implementations from the literature. The analysis results are applied in §6 to produce estimates for the security of these primitives using the budget-based cost model.

Table 4: Area and timing synthesis results for a full  $2^{e_2/2-2}$ -isogeny (for even exponent) and a full  $2^{(e_2-3)/2}$ -isogeny (for odd exponent; omitting single 2-isogenies), using NanGate 45nm technology. The estimated computing time ignores the controller computation and the data communication overhead. Total cycles are estimated using the operation counts from Table 1 and the cycle counts for each individual elliptic curve and small-degree isogeny operation (Table 3). The total time (msec) is calculated by multiplying the total cycle count by the clock period. Total area (kGEs) corresponds to the proposed isogeny hardware accelerator. For each case, results are reported for the radix that achieves the lowest AT product.

	Area	Freq	Period	Spee	ed
	(kGE)	(MHz)	(nsec)	cycles	msec
SIKEp434	372.2	167.5	5.97	541644	3.234
SIKEp503	409.5	165.0	6.06	803600	4.870
SIKEp610	748.0	83.75	11.94	482353	5.759
SIKEp751	822.3	84.1	11.89	813322	9.670
SIKEp377	341.3	154.8	6.46	364513	2.355
SIKEp546	441.1	154.8	6.46	1100797	7.111
SIKEp697	798.9	82.4	12.14	714888	8.679

### 5.1 Cost of attacking AES

We revisit the problem of how costly is for an attacker to find a secret key k that was used to encrypt a plaintext P as  $C = E_k(P)$  using a block cipher E, assuming knowledge of the plaintext/ciphertext pair (P,C). In this scenario, one of the most efficient key-extraction algorithms is the *rainbow chains* method by Oechslin [39]. Herein, we treat E as a black box since the attack applies generically to block ciphers.

Let  $f_n(r) = g_n(h(r))$  define a function where  $h(r) = E_r(P)$  for a fixed plaintext *P* and  $g_n$  is a function with index *n* that produces (pseudo-)random values. The attack works as follows. In the precomputation stage, the attacker first chooses a random value  $k_0$ , then generates a rainbow chain of values  $k_{i+1} = f_i(k_i)$  for i = 0, ..., t - 2 (the term "rainbow" precisely originates from the use of distinct function versions at each step of the chain generation), and finally stores the starting and ending values  $k_0$  and  $k_{t-1}$ . This process is repeated to create a table with *l* entries, corresponding to *l* rainbow chains of length *t* each.

In the online stage, the attacker tries to determine if the key k used to encrypt P as  $C = E_k(P)$  is among all the keys  $k_i$  used during the precomputation stage. To do so, he/she generates a new chain of length t starting from  $g_n(C)$ , and proceeds to compare the intermediate key values with the ending values  $k_{t-1}$  stored in the table. If one of those values was indeed used to construct the table, a collision with one of the ending values  $k_{t-1}$  will be detected and the attacker can proceed to reconstruct the stored chain using its corresponding starting value  $k_0$ . The key k is expected to be found in the step right before computing the value  $g_n(C)$ .

To implement the function  $g_n$  one can exploit the fact

<sup>&</sup>lt;sup>14</sup>Each Block RAM on the Virtex-7 consists of 36Kb which our accelerator uses very scarcely.

that the block cipher itself can be used to generate pseudorandom values. Let  $\beta$  be a value chosen randomly. Since each execution of  $g_n$  is preceded by a computation of the form  $E_r(P)$ , we can use the pair  $(\beta, i)$  to represent the index *n*, for i = 1, ..., t - 2, and set  $g_{\beta,i}(x) = x \oplus (\beta || i)$  using a simple logical XOR operation, as suggested in [7].

Th probability of finding k with the rainbow chains method is roughly  $l \cdot t/2^b$ , where b is the cipher key bitlength. To increase this probability *efficiently* (i.e., without increasing the memory requirement excessively), the attacker can repeat the procedure above as many times as required, each time with a new table and a fresh value for  $\beta$ .

**Cost of parallel attack.** The precomputation and online key search stages can be perfectly parallelized and distributed across multiple processors with minimal communication. The sorting process for collision search of the precomputed and online key values can be done serially using some efficient sorting algorithm. The cost of this part can be made negligible in comparison to the rest of the computation for suitably chosen parameters.

The regeneration of the chain after a collision is detected needs to be executed serially. Therefore, to guarantee that this cost is relatively negligible we need  $t \ll \frac{l \cdot t}{m}$  to hold or, equivalently,  $m \ll l$ , for *m* key-search engines. In this case, the time to find *k* with probability close to 1 using *m* engines is approximately

$$T = \frac{2^b}{m} \cdot t,\tag{6}$$

where t denotes the time to compute one iteration of E.

**Hardware cost.** The main building block in the attack is the targeted cipher itself. In the case of AES, there is a plethora of implementations in the literature ranging in scope from low-power/low-area to high-throughput/low-latency applications. As explained before, in a budget-based cost model trying to replicate a real-world setup the focus shifts instead to implementations that minimize the area-time product and are efficient on ASICs.

In that direction, we use the efficient round-based AES implementation by Ueno et al. [50]. A summary of their results for AES128/192/256, using the exact same Synopsis synthesis tool with the NanGate 45nm library that we use for the case of SIKE in §4.2, is given in Table 5.

It is worth highlighting that Ueno et al.'s implementation compares favorably against the AES implementation used by NIST to estimate the gate counts that determine security levels 1, 3 and 5 [38]. For example, in the case of AES128 this implementation requires about  $2^{15}$  AND, XOR and INV gates.<sup>15</sup> Doing a more "cross-technology"-friendly count based on gate equivalents, the gate count is estimated at approximately  $100,000 \approx 2^{17}$  GEs, which is about  $10 \times$  larger than Ueno et al.'s gate results.<sup>16</sup>

Table 5: Area and timing synthesis results for the AES implementation by Ueno et al. [50] and the Keccak-*f*[1600] implementation by Akin et al. [2] using 45nm technology. InvThr represents the inverse throughput given in nanoseconds per operation (nsec/op). The latency for the Keccak-*f*[1600] (90nm) implementation is scaled using the factor  $1.5 \cdot (45/90)^2 = 0.375$  to approximate it to SHA-3 on 45nm. The area is scaled by factor-1.2.

	Area (kGE)	Freq (GHz)	Latency (nsec)	InvThr (nsec/op)
AES128	11.59	787.40	13.97	12.70
AES192	13.32	757.58	17.16	15.84
AES256	13.97	775.19	19.35	18.06
SHA-3	12.60	_	20.61	20.61

#### 5.2 Cost of attacking SHA-3

Finding hash collisions in SHA-3 can be done efficiently using the vOW algorithm in the scenario targeting a small number of collisions [52, 4.1]; see §2.2. In this case, the total runtime to locate the first useful collision with probability close to 1 using *m* collision-search engines is given by Eq. (1). However, this estimate is slightly optimistic since it does not consider that in a real setting an attacker runs out of memory at some point and new distinguished points need to replace old ones. See [52, §6.5] for an analysis for MD5 that also applies to SHA-3.

**Hardware cost.** Similar to the case of AES, the main building block of the attack is the targeted primitive itself. For our analysis, we use the efficient, ASIC-friendly implementation of Keccak by Akin, Aysu, Can Ulusel and Savaş [2]. Their single-message hash (SMH) approach takes one cycle per round and achieves, to our knowledge, the lowest area-time product in its category in the literature.

Akin et al. only report synthesis results for the Keccakf[1600] permutation function with rate r = 1088—which corresponds to the standardized instance SHA3-256—on 90nm technology. Table 5 presents the timing results scaled to 45nm using the factor  $(45/90)^2 = 0.25$  and scaled with a factor 1.5 to account for the initialization and absorb stages not considered by Akin et al. To account for the extra area required by the standardized instances SHA3-256 and SHA3-384, we scale the results by the factor 1.2.

### 6 Security Estimation: A Comparative Hardware-Based Analysis

We can now proceed to put all the pieces together and estimate the security strength of SIKE, AES and SHA-3 using the budget-based cost model described in §3.

<sup>&</sup>lt;sup>15</sup>The gate counts of the AES implementation used by NIST can be found

at https://homes.esat.kuleuven.be/~nsmart/MPC/.

<sup>&</sup>lt;sup>16</sup>Assuming that AND gate  $\equiv$  1.5GE, XOR gate  $\equiv$  FF  $\equiv$  3GE.

To get security estimates we set fixed budgets of *one million, ten million, one hundred million* and *one billion* dollars. It can be argued that the first three options apply to the vast majority of scenarios that involve sufficiently motivated actors. Nevertheless, we include a fourth option (one billion) to examine the soundness of the analysis under threats that might be beyond realistic expectations.<sup>17</sup> We note that our threat model only considers single-target attacks. In the case of multi-target attacks (or more generally, attacks that have large-scale application), it might be conservative yet prudent to assume the possibility of a billion-dollar budget.

To estimate the security provided by SIKE, AES and SHA-3, we first proceed to calculate the cost of *one* processing engine using the area information (in GEs) from Tables 4 and 5 and multiplying it by the adjusted cost per gate of a given year (Tables 8 and 9 in App. C). We proceed to do a similar calculation to get the cost of *one* memory unit; in the case of SIKE we use Eq. (5). Our setup for the attacks against AES and SHA-3 guarantees that the total cost of memory is significantly smaller than the cost of computing power.

Recall that the operation complexity for SIKE, AES and SHA-3 is given by Eq. (2), (6) and (1), respectively (after setting t = 1). The security strength in terms of years is then estimated as follows. We fix *B* to a given budget value in Eq. (4) and determine the optimal values for the number of processing engines and memory units that minimize Eq. (3) using the respective operation complexity and the costs for the processing and memory units established above. The minimal value found for Eq. (3), in years, is set as our security estimate.

In a first calculation, we use the yearly historical prices of MPUs and HDDs from 2000 to 2020 to determine the costs of processing and memory units. In each case we consider the lowest price per component (dollar/GE and dollar/byte) that we found per year. The exact prices as well as the respective sources are detailed in Table 8, App. C.

In a second calculation, we make projections of the prices of MPUs and HDDs for the years 2025, 2030, 2035 and 2040 by assuming a *constant* reduction rate starting at year 2020 and estimated from data for the latest 5-year period, i.e., 2015– 2020. Specifically, the reduction rate for MPUs is taken as the ratio between a gate cost in 2015 and its cost in 2020. Similarly, for HDDs it is taken as the ratio between the cost of a byte on SSD memory in 2015 and its cost in 2020.<sup>18</sup> This approach guarantees that our estimates for SIKE are still conservative.<sup>19</sup> The projected prices that we derived are detailed in Table 9, App. C.

The estimates for the various budget options for the years

2000–2020, as well as the estimates using projected data for the years 2025–2040, are depicted in Fig. 4 (refer to App. D for extreme budget scenarios of up to one hundred billion dollars). For the case of SIKE, Fig. 4 covers the four Round 3 parameter sets as well as our three alternative parameters.

**Quantum security.** Initially, SIDH and SIKE proposals used Tani's algorithm (of  $O(p^{1/6})$  time and memory complexity) to establish the quantum security of their parameters [4, 11, 23]. In 2019, Jaques and Schanck [25] established that the complexity of this algorithm is expected to actually achieve a time complexity of  $O(p^{1/4})$  due to costly random memory accesses in the quantum circuit model. More recently, Jaques and Schrottenloher [26] proposed efficient parallel golden collision finding algorithms that use Grover searches and a quantum analogue of vOW to achieve lower gate complexities, also in the quantum circuit model.

In Table 6, we summarize the gate (G-cost) and depthwidth (DW-cost) complexities corresponding to all the SIKE parameters under analysis, as well as the respective complexities for AES and SHA-3 taken from [24] and [9, 26], respectively. We present the lowest values achieved by either Jaques and Schanck [25] using Grover or Tani's algorithm, Jaques and Schrottenloher's parallel local prefix-based walk or parallel local multi-Grover method [26], or Biasse and Pring's improved Grover oracle for very deep maxdepths (beyond  $2^{115}$ ) [8]. Note that the maxdepth values suggested by NIST in [38] are  $2^{40}$ ,  $2^{64}$  and  $2^{96}$ . The estimates for our newly proposed parameters use the same procedure followed in [26, §6] and were obtained with Jaques and Schrottenloher's script.

Security levels. We now have the tools to assess the security of the various SIKE parameters under our model. After observing the estimates in Fig. 4 and Table 6 (also see the summary of results in Table 10, App. E), we can conclude that the SIKE Round 3 parameters achieve higher security than expected, and that smaller parameters can be used to approximate levels 1, 3 and 5 more closely. For example, the classical and quantum security of SIKEp377 meets the requirements for level 1 (AES128), even when considering our most stringent budget scenarios. If we assume the case for the year 2020 with a billion dollar budget, SIKEp377 achieves a security estimate of  $2^{40}$  years, which is above the estimate of  $2^{33}$  for AES128. For the year 2040, AES128 is projected to provide a security of 2<sup>28</sup> years, while SIKEp377 would achieve 2<sup>32</sup>. Similar observations hold for SIKEp546 and SIKEp697 with respect to levels 3 (AES192) and 5 (AES256), respectively. SIDHp503 appears to hold its Round 3 position (i.e., level 2), although with a very large margin.<sup>20</sup>

Our results show that the gap between SIKE and AES reduces over time and with larger budgets. Nevertheless, security estimates for the Round 3 and our alternative parameters

<sup>&</sup>lt;sup>17</sup>As a relevant point of reference, the annual budget of the NSA in 2013 was estimated at US\$10.8 billion https://en.wikipedia.org/wiki/National\_Security\_Agency.

<sup>&</sup>lt;sup>18</sup>The use of the cost reduction rate calculated for SSD memory is to be conservative in our estimates: HDD memory is currently cheaper, but SSD is expected to become more cost-effective in the next years.

<sup>&</sup>lt;sup>19</sup>Since making precise forecasts of future prices is a difficult task, we use a simple and conservative approach that is not expected to be precise.

 $<sup>^{20}</sup>$ The classical security of SIKEp503 is actually closer to that of AES192 and SHA3-384. It would be interesting to investigate if further analysis can reduce or eliminate the small gap.




Figure 4: Security estimates using historical GEs/HDDs prices from 2000 to 2020 and using projections of the same prices from 2025 to 2040, at intervals of five years. Security estimates are expressed as the base-2 logarithms of the number of years required to break a given primitive under a fixed budget. AES is depicted in red, SHA-3 in brown and SIKE in blue. SIKEp377 (new) and SIKEp434 (Round 3) are intended for level 1 (AES128), SIKEp546 (new) and SIKEp610 (Round 3) are intended for level 3 (AES192), and SIKEp697 (new) and SIKEp751 (Round 3) are intended for level 5 (AES256). SIKEp503 (Round 3) is for level 2 (SHA3-128). SHA3-384 determines level 4.

stay above or match the corresponding AES estimates even for unrealistic budgets (Fig 5, App. D) and taking into account that our approach is still conservative.

**Benchmarking results.** To assess the potential impact of a change of parameters according to our analysis, we wrote hand-optimized x64 assembly implementations of the field arithmetic for p377, p546 and p697, and integrated them to the SIDH library, version 3.3 [32]. The implementations are written in *constant time*, i.e., there are no secret memory accesses and no secret data branches. Therefore, the software is protected against timing and cache attacks.

The results on a 3.4GHz Intel Core i7-6700 (Skylake) processor are shown in Table 7. Following standard practice, TurboBoost was disabled during the tests. For compilation we used clang v3.8.0 with the command clang -03.

Our results show that the new parameters introduce large speedups in the range 1.25-1.40 (comparing the total costs), in addition to reductions in the public key and ciphertext sizes. For example, SIKEp377 is shown to be about  $1.4 \times$  faster than

SIKEp434, while reducing the public key size by  $\sim 13\%.$ 

#### 7 Discussion and Future Work

The analysis in [1, 12, 25] gave a step forward in the understanding of the security of SIDH and SIKE by restricting the use of "unrealistic amounts" of memory for cryptanalysis. Specifically, [1] suggested to fix the number of memory units to the somewhat arbitrary value  $2^{80}$ , and this was the setup that was used to choose the current (Round 3) parameters. A key insight leveraged in this work is that the memory size is crucial for security estimation using certain attack setups, such as the case of vOW on SIKE. So a first challenge to produce more realistic scenarios is to find a relatively precise relationship between memory and computing resources. We argue that actual hardware costs can be used as a natural tool to define such a relationship. A budget-based cost model then fits into this approach, since it imposes hardware cost limitations that an actual attacker would have to face in practice. Moreover, it models security as a "moving target", instead of a static one, reflecting that attack costs (and hence the security

Table 6: Quantum security estimates in terms of gate (G) and depth-width (DW) costs. Results correspond to key-search on AES [24], collision-search on SHA-3 [9, 26] and golden collision-search on SIKE. The displayed values for SIKE are the lowest achieved for the respective circuit depth assumption and cost metric by either Jaques-Schanck [25] (Grover and Tani), Jaques-Schrottenloher [26] (parallel local prefix-based walk and parallel local multi-Grover) or Biasse-Pring [8] (improved Grover oracle). Estimates for the alternative SIKE parameters were obtained using Jaques-Schrottenloher's script.

		AES	key-se	arch	SHA-3 c	ollisions			SIK	E collis	sions		
		Sec	curity le	evel	Securi	ty level		log	g p		log p	(This	work)
Metric	Maxdepth	1	3	5	2	4	434	503	610	751	337	546	697
	~	83	116	148	124	184	109	124	147	178	96	133	166
G-cost	$2^{96}$	83	126	191	134	221	110	134	179	234	96	152	213
G-cost	$2^{64}$	93	157	222	148	268	145	181	235	307	116	203	279
	$2^{40}$	117	181	246	187	340	184	219	274	345	155	241	318
	~	87	119	152	134	201	126	148	170	211	116	159	198
DW-cost	2 <sup>96</sup>	87	130	194	145	239	131	158	189	244	116	169	223
Dw-cost	$2^{64}$	97	161	225	159	285	163	198	252	322	134	219	295
	$2^{40}$	121	185	249	198	357	187	222	276	346	158	243	319

Table 7: Performance results comparing SIKE Round 3 parameters and the alternative parameters proposed in this work. The speed results (rounded to  $10^5$  cycles) were obtained on a 3.4GHz Intel Core i7-6700 (Skylake) processor for the three SIKE operations: key generation (Gen), encapsulation (Enc), and decapsulation (Dec). Public keys are measured in bytes B.

		Round	3 SIKE	[4,32]			Propose	d ( <b>this</b>	work)	
NIST	$\log p$	РК	Spee	ed (×10	<sup>6</sup> cc)	$\log p$	РК	Spee	ed (×10	<sup>6</sup> cc)
sec level	1087		Gen	Enc	Dec	1087		Gen	Enc	Dec
1	434	330 B	5.9	9.7	10.3	377	288 B	3.9	7.3	7.2
2	503	378 B	8.2	13.5	14.4	_	_	_	_	_
3	610	462 B	14.9	27.3	27.4	546	414 B	11.5	19.9	19.9
5	751	564 B	25.2	40.7	43.9	697	528 B	19.8	33.3	35.0

#### of cryptographic schemes) change over time.

Our security estimates for SIKE using this realistic approach show that simplistic metrics such as those based on gate or instruction counts can be imprecise and lead to more expensive parameters. These metrics do not consider memory use and reflect poorly the attacker's perspective for which implementation cost, size and speed matter.

As a counterargument, the analysis with a budget-based cost model is somewhat more complicated, and obtaining satisfactory hardware prices to predict the future cost of attacks can be difficult. However, we think the advantages above outweigh the difficulties, especially for schemes with a relatively stable security history like SIKE. To minimize the effect of the error or of unexpected changes in some of the system variables (e.g., the occurrence of some unexpected technological advance, potential improvements in isogeny-based hardware, etc.), we make our analysis conservative in several aspects. For example, we ignore the area occupied by the hash function, and in the isogeny accelerator we ignore the main controller computation and the data communication costs; see §4.1 and §4.2. We also apply a constant cost reduction rate to get price projections, even though it is expected that a slowdown in the progress of semiconductors is to occur in the

next years. In addition, we mention that there is still room for improvement of AES and SHA-3 designs on ASICs for cryptanalytic purposes, using pipelined designs and multi-message hashing techniques that have the potential of increasing the throughput per gate [2]. We welcome research efforts in this direction.

On another aspect, further research is needed to gain a better understanding of the *real* cost of quantum attacks. While much work is being done to improve quantum algorithms for cryptanalysis, it is still hard to determine which algorithms are (expected to be) the most cost-effective ones in practice and in which cases they might outperform the best classical attacks. Current metrics typically equate one classical operation to one logical qubit operation. In contrast, some works suggest that it would be more precise to assign one *full* classical operation, such as a hash function iteration [3], to one physical (surface code) qubit-cycle, under the assumption that a qubit-cycle reaches a time of about 100 nsec. [19].

Finally, it would be interesting to investigate the impact of using a budget-based cost model on other schemes based on, for example, lattices. A special challenge in this case would be to deal with the arguably complex and fast-paced progress of cryptanalysis in lattice cryptography.

### Acknowledgments

We would like to thank Rei Ueno and Naofumi Homma for providing very valuable information about their AES implementation on ASIC for different security levels, and for answering our many questions. We thank Joseph Ku and Lou Kordus II for providing useful information on chip technology and its associated costs. We also thank Sam Jaques and André Schrottenloher for answering our questions on quantum algorithms and for giving us early access to their quantum security estimation script. Finally, we thank Craig Costello and Michael Naehrig for proofreading an early version of this paper and for their valuable feedback.

### References

- [1] Gora Adj, Daniel Cervantes-Vázquez, Jesús-Javier Chi-Domínguez, Alfred Menezes, and Francisco Rodríguez-Henríquez. On the cost of computing isogenies between supersingular elliptic curves. In Carlos Cid and Michael J. Jacobson Jr., editors, *Selected Areas in Cryptography -SAC 2018*, volume 11349 of *Lecture Notes in Computer Science*, pages 322–343. Springer, 2019.
- [2] Abdulkadir Akin, Aydin Aysu, Onur Can Ulusel, and Erkay Savaş. Efficient hardware implementations of high throughput SHA-3 candidates Keccak, Luffa and Blue Midnight Wish for single- and multi-message hashing. In Oleg B. Makarevich, Atilla Elçi, Mehmet A. Orgun, Sorin A. Huss, Ludmila K. Babenko, Alexander G. Chefranov, and Vijay Varadharajan, editors, *International Conference on Security of Information and Networks (SIN 2010)*, pages 168–177. ACM, 2010.
- [3] Matthew Amy, Olivia Di Matteo, Vlad Gheorghiu, Michele Mosca, Alex Parent, and John M. Schanck. Estimating the cost of generic quantum pre-image attacks on SHA-2 and SHA-3. In Roberto Avanzi and Howard M. Heys, editors, *Selected Areas in Cryptography - SAC* 2016, volume 10532 of *Lecture Notes in Computer Sci*ence, pages 317–337. Springer, 2016.
- [4] Reza Azarderakhsh, Matthew Campagna, Craig Costello, Luca De Feo, Basil Hess, Aaron Hutchinson, Amir Jalali, Koray Karabina, David Jao, Brian Koziel, Brian LaMacchia, Patrick Longa, Michael Naehrig, Geovandro Pereira, Joost Renes, Vladimir Soukharev, and David Urbanik. Supersingular Isogeny Key Encapsulation (SIKE), 2017–2020. https://sike.org.
- [5] Reza Azarderakhsh, Matthew Campagna, Craig Costello, Luca De Feo, Basil Hess, Amir Jalali, David Jao, Brian Koziel, Brian LaMacchia, Patrick Longa, Michael Naehrig, Geovandro Pereira, Joost Renes, Vladimir Soukharev, and David Urbanik. Supersingular Isogeny Key Encapsulation – submission

to round 2 of NIST's post-quantum cryptography standardization process, 2019. Available at https://csrc.nist.gov/CSRC/media/Projects/ Post-Quantum-Cryptography/documents/ round-2/submissions/SIKE-Round2.zip.

- [6] Reza Azarderakhsh, Matthew Campagna, Craig Costello, Luca De Feo, Basil Hess, Amir Jalali, David Jao, Brian Koziel, Brian LaMacchia, Patrick Longa, Michael Naehrig, Joost Renes, Vladimir Soukharev, and David Urbanik. Supersingular Isogeny Key Encapsulation – submission to round 1 of NIST's post-quantum cryptography standardization process, 2017. Available at https://csrc.nist.gov/CSRC/ media/Projects/Post-Quantum-Cryptography/ documents/round-1/submissions/SIKE.zip.
- [7] Daniel J. Bernstein. Understanding brute force. In Workshop Record of ECRYPT STVL Workshop on Symmetric Key Encryption, eSTREAM report 2005/036, 2005.
- [8] Jean-Francois Biasse and Benjamin Pring. A framework for reducing the overhead of the quantum oracle for use with Grover's algorithm with applications to cryptanalysis of SIKE. MathCrypt 2019, 2019.
- [9] André Chailloux, María Naya-Plasencia, and André Schrottenloher. An efficient quantum collision search algorithm and implications on symmetric cryptography. In Tsuyoshi Takagi and Thomas Peyrin, editors, *Advances in Cryptology - ASIACRYPT 2017*, volume 10625 of *Lecture Notes in Computer Science*, pages 211–240. Springer, 2017.
- [10] Andrew M. Childs, David Jao, and Vladimir Soukharev. Constructing elliptic curve isogenies in quantum subexponential time. *J. Mathematical Cryptology*, 8(1):1–29, 2014. Available at https://arxiv.org/abs/1012.4019.
- [11] Craig Costello, Patrick Longa, and Michael Naehrig. Efficient algorithms for supersingular isogeny Diffie-Hellman. In Matthew Robshaw and Jonathan Katz, editors, Advances in Cryptology - CRYPTO 2016, volume 9814 of Lecture Notes in Computer Science, pages 572–601. Springer, 2016.
- [12] Craig Costello, Patrick Longa, Michael Naehrig, Joost Renes, and Fernando Virdia. Improved classical cryptanalysis of SIKE in practice. In Aggelos Kiayias, Markulf Kohlweiss, Petros Wallden, and Vassilis Zikas, editors, *Public-Key Cryptography - PKC 2020*, volume 12111 of *Lecture Notes in Computer Science*, pages 505– 534. Springer, 2020.
- [13] Jean-Marc Couveignes. Hard homogeneous spaces. Cryptology ePrint Archive, Report 2006/291, 2006. http://eprint.iacr.org/2006/291.

- [14] Luca De Feo, David Jao, and Jérôme Plût. Towards quantum-resistant cryptosystems from supersingular elliptic curve isogenies. *Journal of Mathematical Cryptology*, 8(3):209–247, 2014.
- [15] Robert H. Dennard, Fritz Gaensslen, Hwa-Nien Yu, Leo Rideout, Ernest Bassous, and Andre LeBlanc. Design of ion-implanted MOSFET's with very small physical dimensions. *IEEE Journal of Solid-State Circuits*, SC-9(5):256–268, 1974.
- [16] Armando Faz-Hernández, Julio López Hernandez, Eduardo Ochoa-Jiménez, and Francisco Rodríguez-Henríquez. A faster software implementation of the supersingular isogeny Diffie-Hellman key exchange protocol. *IEEE Trans. Computers*, 67(11):1622–1636, 2018.
- [17] International Roadmap for Devices and Systems (IRDS), 2016–2020. https://irds.ieee.org/.
- [18] The International Technology Roadmap for Semiconductors (ITRS). ITRS reports, 2001–2015. http: //www.itrs2.net/itrs-reports.html.
- [19] Austin G. Fowler, Matteo Mariantoni, John M. Martinis, and Andrew N. Cleland. Surface codes: Towards practical large-scale quantum computation. *Phys. Rev.* A, 86(3)(032324), 2012.
- [20] Steven D. Galbraith. Constructing isogenies between elliptic curves over finite fields. *LMS J. Comput. Math.*, 2:118–138 (electronic), 1999.
- [21] Steven D. Galbraith and Anton Stolbunov. Improved algorithm for the isogeny problem for ordinary elliptic curves. *Appl. Algebra Eng. Commun. Comput.*, 24(2):107–131, 2013.
- [22] Paolo Gargini. The International Technology Roadmap for Semiconductors (ITRS): "Past, present and future". In *IEEE Gallium Arsenide Integrated Circuits (GaAs IC) Symposium*, pages 3–5. IEEE, 2000.
- [23] David Jao and Luca De Feo. Towards quantum-resistant cryptosystems from supersingular elliptic curve isogenies. In Bo-Yin Yang, editor, *Post-Quantum Cryptography - PQCrypto 2011*, volume 7071 of *Lecture Notes in Computer Science*. Springer, 2011.
- [24] Samuel Jaques, Michael Naehrig, Martin Roetteler, and Fernando Virdia. Implementing Grover oracles for quantum key search on AES and LowMC. In Anne Canteaut and Yuval Ishai, editors, *Advances in Cryptology - EU-ROCRYPT 2020*, volume 12106 of *Lecture Notes in Computer Science*, pages 280–310. Springer, 2020.
- [25] Samuel Jaques and John M. Schanck. Quantum cryptanalysis in the RAM model: Claw-finding attacks on

SIKE. In Alexandra Boldyreva and Daniele Micciancio, editors, *Advances in Cryptology - CRYPTO 2019*, volume 11692 of *Lecture Notes in Computer Science*, pages 32–61. Springer, 2019.

- [26] Samuel Jaques and André Schrottenloher. Low-gate quantum golden collision finding. In *Selected Areas in Cryptography - SAC 2020 (to appear)*, 2020. http: //eprint.iacr.org/2020/424.
- [27] Saif M. Khan and Alexander Mann. AI chips: What they are and why they matter. Center for Security and Emerging Technology, 2020.
- [28] Çetin K. Koç, Tolga Acar, and Burton S. Kaliski Jr. Analyzing and comparing Montgomery multiplication algorithms. *Micro, IEEE*, 16(3):26–33, 1996.
- [29] David Kohel. Endomorphism rings of elliptic curves over finite fields. PhD thesis, University of California, Berkeley, 1996.
- [30] Brian Koziel, A.-Bon Ackie, Rami El Khatib, Reza Azarderakhsh, and Mehran Mozaffari Kermani. SIKE'd Up: Fast and secure hardware architectures for supersingular isogeny key encapsulation. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 2020. Software Available at https://github.com/ kozielbrian/VHDL-SIKE\_R2.
- [31] Pedro Maat C. Massolino, Patrick Longa, Joost Renes, and Lejla Batina. A compact and scalable hardware/software co-design of SIKE. *IACR Trans. Cryptogr. Hardw. Embed. Syst.*, 2020(2):245–271, 2020. Software Available at https://github.com/ pmassolino/hw-sike.
- [32] Microsoft. SIDH Library v3.3. Available at https://github.com/Microsoft/PQCrypto-SIDH, 2015-2020.
- [33] Microsoft. vOW4SIKE Library. Available at https: //github.com/microsoft/vOW4SIKE, 2020.
- [34] Gordon E. Moore. Cramming more components onto integrated circuits. *Electronics*, 38(8):114–117, 1965.
- [35] Michael Naehrig and Joost Renes. Dual isogenies and their application to public-key compression for isogenybased cryptography. In Steven D. Galbraith and Shiho Moriai, editors, Advances in Cryptology - ASIACRYPT 2019, volume 11922 of Lecture Notes in Computer Science, pages 243–272. Springer, 2019.
- [36] National Institute of Standards and Technology (NIST). Post-quantum cryptography standardization - round 3 submissions, 2020. https://csrc.nist. gov/Projects/Post-Quantum-Cryptography/ Round-3-Submissions.

- [37] National Institute of Standards and Technology (NIST). Status report on the second round of the NIST post-quantum cryptography standardization process, 2020. https://nvlpubs.nist.gov/nistpubs/ir/ 2020/NIST.IR.8309.pdf.
- [38] National Institute of Standards and Technology (NIST). Submission requirements and evaluation criteria for the post-quantum cryptography standardization process, December, 2016. https://csrc.nist.gov/CSRC/media/Projects/ Post-Quantum-Cryptography/documents/ call-for-proposals-final-dec-2016.pdf.
- [39] Philippe Oechslin. Making a faster cryptanalytic timememory trade-off. In Dan Boneh, editor, Advances in Cryptology - CRYPTO 2003, volume 2729 of Lecture Notes in Computer Science, pages 617–630. Springer, 2003.
- [40] National Institute of Standards and Technology (NIST). Advanced Encryption Standard (AES. Federal Inf. Process. Stds. (FIPS PUBS) - 197, 2001. https://nvlpubs.nist.gov/nistpubs/ FIPS/NIST.FIPS.197.pdf.
- [41] National Institute of Standards and Technology (NIST). SHA-3 standard: Permutation-based hash and extendable-output functions. Federal Inf. Process. Stds. (FIPS PUBS) – 202, 2015. https://nvlpubs.nist. gov/nistpubs/FIPS/NIST.FIPS.202.pdf.
- [42] Geovandro C. C. F. Pereira, Javad Doliskani, and David Jao. x-only point addition formula and faster torsion basis generation in compressed SIKE. Cryptology ePrint Archive, Report 2020/431, 2020. http: //eprint.iacr.org/2020/431.
- [43] RISC-V, 2010-2020. https://riscv.org/.
- [44] Alexander Rostovtsev and Anton Stolbunov. Public-key cryptosystem based on isogenies. Cryptology ePrint Archive, Report 2006/145, 2006. http://eprint. iacr.org/2006/145.
- [45] Semiconductor Industry Association (SIA), 1977–2020. https://www.semiconductors.org/.
- [46] Silvaco. NanGate FreePDK45 open-cell library. Available at https://si2.org/open-cell-library/, accessed on 09/2020.
- [47] William J. Spencer and Thomas E. Seidel. National technology roadmaps: the U.S. semiconductor experience. In *International Conference on Solid-State and IC Technology (ICSICT)*. IEEE, 1995.

- [48] SpinalHDL, 2016-2020. https://github.com/ SpinalHDL/SpinalHDL.
- [49] Anton Stolbunov. Constructing public-key cryptographic schemes based on class group action on a set of isogenous elliptic curves. *Adv. Math. Commun.*, 4(2):215–235, 2010.
- [50] Rei Ueno, Naofumi Homma, Sumio Morioka, Noriyuki Miura, Kohei Matsuda, Makoto Nagata, Shivam Bhasin, Yves Mathieu, Tarik Graba, and Jean-Luc Danger. High throughput/gate AES hardware architectures based on datapath compression. *IEEE Trans. Computers*, 69(4):534–548, 2020.
- [51] Paul C. van Oorschot and Michael J. Wiener. Parallel collision search with application to hash functions and discrete logarithms. In Dorothy E. Denning, Raymond Pyle, Ravi Ganesan, and Ravi S. Sandhu, editors, ACM Conference on Computer and Communications Security - CCS'94, pages 210–218. ACM, 1994.
- [52] Paul C. van Oorschot and Michael J. Wiener. Parallel collision search with cryptanalytic applications. *Journal of Cryptology*, 12(1):1–28, 1999.
- [53] Jacques Vélu. Isogénies entre courbes elliptiques. *Comptes Rendus de l'Académie des Sciences des Paris*, 273:238–241, 1971.
- [54] VexRiscv, 2017-2020. https://github.com/ SpinalHDL/VexRiscv/.
- [55] Michael J. Wiener. The full cost of cryptanalytic attacks. *Journal of Cryptology*, 17(2):105–124, 2004.

### A Adjusting factor for release prices

To estimate an approximation of the gap between the release MPU prices and the actual cost of producing a chip from the viewpoint of a foundry, we use the estimation procedure by Khan and Mann [27]. They estimate that in the year 2020 the capital invested per 300mm wafer is approximately \$16,746 using 5nm technology. To estimate the cost (or the "capital consumed") per wafer (*cpw*) we apply the formula:

$$cpw = (cinv \cdot crt \cdot (100 - op)/cc)(1 + tap), \qquad (7)$$

where *cinv* is the capital invested per 300mm wafer, *crt* is the capital depreciation rate which is estimated at 0.2529, *op* is the operating profit which is estimated at 35.91%, and *cc* is the capital consumed (depreciated) which is estimated at 24.93%. Note that in contrast to [27] we exclude the operating profit to obtain a better approximation of the production cost. We also add the cost of testing, assembling and packaging (*tap*), which is estimated at 0.3348 of the total cost of the wafer. Thus, we arrive at the estimated value cpw =\$14,532.

We then calculate the total wafer area available for chip fabrication. For this we use the online "dieper-wafer" calculator (https://anysilicon.com/ die-per-wafer-formula-free-calculators/). Assuming a (small) square die size of 76.04 mm<sup>2</sup> with a 85% production yield gives us a total area of  $76.04 \times 798 \times 0.85 = 51,578 \text{mm}^2$ . Finally, using the transistor density estimated at  $171.3 \times 10^6$  transistors per mm<sup>2</sup> [27, Table 7], assuming that a gate equivalent consists of four transistors and using the total area above, we arrive at an estimate of  $(4 \times 14,532)/(area \times 171.3 \times 10^6) = 6.58 \times 10^{-9}$ for the cost per gate, and this value is 7.4 times smaller than the cost per gate at year 2020 from Table 8 (i.e.,  $4.86 \times 10^{-8}$ ). This factor 7.4 is used in App. C to estimate the "adjusted" costs used in §6.

#### **B** Variants to attack SIKE

In this section, we describe the vOW attack setup on SIKE for the cases  $\ell = 2$  with odd  $e_2$  and  $\ell = 3$  with odd  $e_3$ . As in §4, we assume an attacker has the challenge of finding the isogeny between the starting curve  $E_6$  and a given challenge curve  $E_A$ .

**Case**  $\ell = 2$ , odd  $e_2$ . This case applies to SIKEp377, SIKEp546 and SIKEp610. As in the even  $e_2$  case, the attacker's challenge is to find the isogeny of degree  $2^{e_2-2}$  that connects  $E_6$  and  $E_A$ .

Let  $S = \{0, 1, ..., 2^{(e_2-1)/2} - 1\}$ . To run an efficient version of the attack, the attacker can fix bases  $\{P,Q\}$  and  $\{U,V\}$  for  $E_6[2^{(e_2-1)/2}]$  and  $E_A[2^{(e_2-3)/2}]$ , where  $\pi(P) = -P$  and  $\pi(Q) = Q$ . Since  $r \in \{0, 1, ..., 2^{(e_2-3)/2} - 1\}$ , kernels of the form P + [r]Q determine degree- $2^{(e_2-1)/2}$  isogenies from  $E_6$ . The Frobenius endomorphism then enables a reduction of the search space to  $2^{(e_2-3)/2}$  distinct equivalence classes of *j*-invariants. Kernels of the form U + [r]V determine degree- $2^{(e_2-3)/2}$  isogenies from  $E_A$ , leading to  $2^{(e_2-3)/2}$  distinct equivalence classes of *j*-invariants. For the cost analysis (§4), we slightly overestimate the attack cost and consider the use of  $2^{(e_2-3)/2}$ -isogenies only.

**Case**  $\ell = 3$ , odd  $e_3$ . In this case, the attacker's challenge is to find the isogeny of degree  $3^{e_3}$  that connects  $E_6$  and a challenge curve  $E_A$ .

Let  $S = \{0, 1, ..., 2 \cdot 3^{(e_3-1)/2} - 1\}$ . To run an efficient version of the attack, the attacker can fix bases  $\{P, Q\}$  and  $\{U, V\}$  for  $E_6[3^{(e_3+1)/2}]$  and  $E_A[3^{(e_3-1)/2}]$ , where  $\pi(P) = -P$ and  $\pi(Q) = Q$ . Since  $r \in \{0, 1, ..., 3^{(e_3-1)/2} - 1\}$ , kernels of the form P + [r]Q determine degree- $3^{(e_3+1)/2}$  isogenies from  $E_6$ . However, the Frobenius endomorphism enables a reduction of the search space to  $2^{-1} \cdot 3^{(e_3+1)/2}$  distinct equivalence classes of *j*-invariants. Kernels of the form U + [r]V determine degree- $3^{(e_3-1)/2}$  isogenies from  $E_A$ , leading to  $3^{(e_3-1)/2}$  distinct equivalence classes of *j*-invariants. For the cost analysis, we slightly overestimate the attack cost and consider the use of  $3^{(e_3-1)/2}$ -isogenies only.

The 3-power torsion case is relevant for SIKEp377 and SIKEp697 for which  $2^{e_2} > 3^{e_3}$ . Nevertheless, under the budget-based cost model, we determined that the 3-power torsion case is still more expensive than a 2-power torsion based attack.

### C Price data

Table 8 summarizes the price information that we collected per year for memory (HDD, DRAM and SSD) and Intel/AMD MPUs. For our security estimates, we used the lowest prices available per byte, which in all the cases considered correspond to HDDs. To estimate the cost per gate we considered the MPU (Intel or AMD) that provided the cheapest cost per transistor for a given year. We used the standard assumption that one gate equivalent consists of four transistors. The rows with the "adjusted" costs per byte or gate are obtained by dividing the corresponding costs by the factor 7.40 which approximates the release prices to the chip production cost, as described in App. A.

Table 9 summarizes our projections of HDD memory and gate costs for the years between 2025 and 2040. To obtain these values we used a constant cost reduction rate applied starting at the year 2020's prices. Specifically, the reduction rate that we used for MPUs is taken as the ratio between a gate cost in 2015 and its cost in 2020. Similarly, for HDDs it is taken as the ratio between the cost of a byte on SSD memory in 2015 and its cost in 2020. The use of data from SSD memory in this case is to derive conservative estimates, so that SSD is expected to become more cost-effective than HDD in the next years.

The "adjusted" costs were used to calculate the costs of the memory and processing units that are needed to set up the cryptanalytic attacks against SIKE, AES and SHA-3 (see §6).

Sources. We used the following sources for data collection:

- https://en.wikipedia.org/wiki/List\_of\_ Intel\_Core\_2\_microprocessors
- https://en.wikipedia.org/wiki/List\_of\_ Intel\_Core\_i3\_microprocessors
- https://en.wikipedia.org/wiki/List\_of\_ Intel\_Core\_i5\_microprocessors
- https://en.wikipedia.org/wiki/List\_of\_ Intel\_Celeron\_microprocessors
- https://en.wikipedia.org/wiki/List\_of\_ Intel\_Pentium\_D\_microprocessors
- https://en.wikipedia.org/wiki/List\_of\_AMD\_ Athlon\_microprocessors

- https://en.wikipedia.org/wiki/List\_of\_AMD\_ Ryzen\_microprocessors
- https://en.wikichip.org
- https://www.cpu-world.com
- https://www.newegg.com
- http://jcmit.net/memoryprice.htm
- http://jcmit.net/diskprice.htm
- http://jcmit.net/flashprice.htm

And other several chip manufacturer websites.

Table 8: Historical release prices collected for memory (HDD, DRAM and SSD) and Intel/AMD MPUs from 2000 to 2020. To estimate the cost per gate we considered the MPU (Intel or AMD) that provided the cheapest cost per transistor ("trans.") for a given year. We used the standard assumption that one gate equivalent consists of four transistors. "Adjusted" costs approximate costs based on release prices to costs at production by dividing the corresponding costs by the factor 7.4 (see App. A).

	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
HDD (US\$) HDD (×10 <sup>10</sup> bytes) Cost (US\$) / byte (×10 <sup>-10</sup> ) "Adjusted" cost (×10 <sup>-11</sup> )	125.00 3.1 40.72 55.03	(25.00         259.00         3.1         10         40.72         25.90         55.03         35.00         55.03         55.03         55.03         55.03         55.03         55.00         55	146.00 12 12.17 16.45	89.99 12 7.50 10.14	97.50 16 6.09 8.23	130.00 32 4.06 5.49	69.99 32 2.19 2.96	99.99 50 2.70 2.70	99.99 100 1.00 1.35	69.99 100 0.70 0.95	89.99 200 0.45 0.61	54.99 150 0.37 0.50	54.99 150 0.37 0.50	54.99 150 0.37 0.50	104.99 300 0.35 0.47	84.99 300 0.28 0.38	221.63 800 0.28 0.38	99.99 400 0.25 0.34	93.49 400 0.23 0.31	149.99 800 0.19 0.26	129.99 800 0.16 0.22
DRAM (US\$) DRAM ( $\times$ 10 <sup>8</sup> bytes) Cost (US\$) / byte ( $\times$ 10 <sup>-10</sup> ) "Adjusted" cost ( $\times$ 10 <sup>-10</sup> )	89.00 1.31 6793.9 918.1	18.89 1.31 1442.0 194.9	34.19 2.62 1305.0 176.4	39.00 5.24 744.3 100.6	39.00 5.24 744.3 100.6	39.00 5.24 744.3 100.6	148.99 20.97 710.5 96.0	49.95 20.97 238.2 32.2	39.99 41.94 95.4 12.9	39.99 41.94 95.4 12.9	39.99 41.94 95.4 12.9	41.99 83.89 50.1 6.8	29.99 83.89 35.7 4.8	29.99 83.89 35.7 4.8	29.99 83.89 35.7 4.8	29.99 83.89 35.7 4.8	44.99 167.77 26.8 3.6	44.99 1 <i>67.77</i> 26.8 3.6	44.99 167.77 26.8 3.6	44.99 167.77 26.8 3.6	44.99 167.77 26.8 3.6
$\begin{array}{l} SSD \ (US\$) \\ SSD \ (\times 10^{11} \ bytes) \\ Cost \ (US\$) \ / \ byte \ (\times 10^{-10}) \\ \text{``Adjusted'' cost} \ (\times 10^{-11}) \end{array}$														159.99 2.56 6.25 8.45	179.99 4.80 3.75 5.07	59.99 2.40 2.50 3.38	194.99 9.60 2.03 2.74	194.99 9.60 2.03 2.74	49.99 4.80 1.04 1.41	75.99 9.60 0.79 1.07	75.99 9.60 0.79 1.07
Intel MPU (US\$) Intel MPU (×10 <sup>6</sup> trans.) AMD MPU (×10 <sup>6</sup> trans.) AMD MPU (×10 <sup>6</sup> trans.) Cost (US\$) / gate (×10 <sup>-8</sup> ) "Adjusted" cost (×10 <sup>-9</sup> )	112.0 28.1 - 1594.3 2154.5	64.0 28.1 - 911.0 1231.1	33.0 55 - 240.0 324.3	33.0 55 - 240.0 324.3	30.0 125 - 96.0 129.7	30.0 125 - 129.7	30.0 125 - 129.7	30.0 125 - 96.0 129.7	30.0 125 - 96.0 129.7	30.0 125 - 96.0 129.7	70.0 382 - 73.3 99.1	42.0 624 79.0 1178 26.8 36.2	42.0 1400 71.0 1303 21.8 29.5	122.0 1400 71.0 1303 21.8 29.5	42.0 1400 101.0 2410 12.0 16.2	42.0 1400 79.0 2410 12.0 16.2	- 58.0 3100 7.48 10.1	- 51.0 3100 6.58 8.89	- 51.0 3100 6.58 8.89	- 51.0 3100 6.58 8.89	- - 60.0 4940 4.86 6.57
Bytes/gate	3915.6	3915.6 3517.5 1972.6 3200.4 1575.4 2363.1	1972.6	3200.4	1575.4		4389.2	4800.5	9601.0	13716.2	16290.3	7317.3	5945.4	5945.4	3428.9	4235.8	2701.4	2632.5	2815.6	3509.9	2990.0

Table 9: Projected prices for HDD memory and gates for 2025-2040, at 5-year intervals. The values were obtained by applying a constant reduction factor starting at the adjusted cost in 2020. For MPUs the factor (3.16) is computed by dividing the cost of an SSD byte in 2015 by its cost in 2020.

	2025	2030	2035	2040
''Adjusted " cost (US\$) / byte ( $\times 10^{-13})$	6.95	2.20	0.70	0.22
''Adjusted '' cost (US\$) / gate ( $\times 10^{-9})$	2.66	1.08	0.44	0.18
Bytes/gate	3822.5	3822.5 4886.9 6247.7	6247.7	7987.4

### **D** Extreme budget estimates

Figure 5 depicts the security estimates for SIKE, AES and SHA-3 considering extremely high, arguably unrealistic budgets (ten billion and one hundred billion dollars). The estimates use the budget-based cost model with price information for MPUs and HDDs for the years 2000–2020, and projected price data for the years 2025–2040, as explained in §6.




Figure 5: Security estimates using historical GEs/HDDs prices from 2000 to 2020 and using projections of the same prices from 2025 to 2040, at intervals of five years. Security estimates are expressed as the base-2 logarithms of the number of years required to break a given primitive under a fixed budget. AES is depicted in red, SHA-3 in brown and SIKE in blue. SIKEp377 (new) and SIKEp434 (Round 3) are intended for level 1 (AES128), SIKEp546 (new) and SIKEp610 (Round 3) are intended for level 3 (AES192), and SIKEp697 (new) and SIKEp751 (Round 3) are intended for level 5 (AES256). SIKEp503 (Round 3) is for level 2 (SHA3-128). SHA3-384 determines level 4.

## **E** Security estimates

Table 10: Security estimates in terms of years produced by the budget-based cost model and following the procedure from §6. The estimates are expressed as the base-2 logarithms of the number of years required to break a given primitive under a fixed budget. Results correspond to key-search on AES using Oechslin's rainbow chains, collision-search on SHA-3 using vOW (case of small number of collisions) and golden collision-search on SIKE using vOW (case of large number of collisions). The hardware (computing power and memory) costs used for the analysis can be found in App. C.

		AES	5 key-s	earch	SHA-3	collisions			SIK	E collis	sions		
		Se	curity l	evel	Securi	ty level		lo	g p		log p	(This v	work)
Budget	year	1	3	5	2	4	434	503	610	751	337	546	697
	2020	39	104	168	41	105	69	95	139	189	50	114	177
US\$10 million	2030	37	101	166	38	102	65	91	134	185	46	110	173
	2040	34	99	163	35	99	60	87	130	181	42	106	168
	2020	36	101	165	37	105	64	90	134	184	45	109	172
US\$100 million	2030	33	98	162	35	99	60	86	129	180	41	105	168
	2040	31	95	160	32	96	55	82	125	176	37	101	163
	2020	33	97	162	34	98	59	85	129	179	40	104	167
US\$1 billion	2030	30	95	159	31	95	55	81	124	175	36	100	163
	2040	28	92	156	29	93	50	77	120	171	32	96	158