# Cache Side-Channel Attacks Through Electromagnetic Emanations of DRAM Accesses

Julien Maillard, Thomas Hiscock, Maxime Lecomte, and Christophe Clavier

**Abstract**—Remote side-channel attacks on processors exploit hardware and micro-architectural effects observable from software measurements. So far, the analysis of micro-architectural leakages over physical side-channels (power consumption, electromagnetic field) received little treatment. In this paper, we argue that those attacks are a serious threat, especially against systems such as smartphones and *Internet-of-Things* (IoT) devices which are physically exposed to the end-user. Namely, we show that the observation of *Dynamic Random Access Memory* (DRAM) accesses with an electromagnetic (EM) probe constitutes a reliable alternative to time measurements in cache side-channel attacks. We describe the EVICT+EM attack, that allows recovering a full AES key on a T-Tables implementation with similar number of encryptions than state-of-the-art EVICT+RELOAD attacks on the studied ARM platforms. This new attack paradigm removes the need for shared memory and exploits EM radiations instead of high precision timers. Then, we introduce PRIME+EM, which goal is to reverse-engineer cache usage patterns. This attack allows to recover the layout of lookup tables within the cache. Finally, we present COLLISION+EM, a collision-based attack on a *System-on-chip* (SoC) that does not require malicious code execution, and show its practical efficiency in recovering key material on an ARM TrustZone application. Those results show that physical observation of the micro-architecture can lead to improved attacks.

Index Terms—Side-Channel attack, microarchitectural attack, TrustZone, System-on-Chip

# **1** INTRODUCTION

27

ODERN Central Processing Units (CPUs) embed advanced prediction and optimization mechanisms to improve their performances. Several of these features, such 4 as cache memories or speculative execution, have been 5 shown to expose security vulnerabilities exploitable by soft-6 ware attacks [1]–[6]. For instance, cache-based side-channel 7 attacks allow a malicious process to gain information about other processes, hence bypassing memory isolation pro-9 vided by the Operating System (OS). In practice, cache attacks 10 have been successfully employed for the recovery of cryp-11 tographic keys or application fingerprinting. These attacks 12 have been shown to be practical on smartphones [7] as well 13 as desktop computers [8], [9]. 14

Embedded devices' CPUs or microcontrollers have been 15 widely investigated through the lens of physical side-16 channels such as power consumption or *electromagnetic* 17 (EM) radiations. These physical vectors have been proved 18 to contain leakages that statistically depend on the code 19 and data manipulated by the CPU [10]-[15]. Interestingly, 20 smartphones embark increasingly more powerful and com-21 plex CPUs, which contain micro-architectural optimizations 22 similar to those found in desktop computers. Smartphones 23 are physically exposed to the users, thus falling under 24 both micro-architectural software attacks and physical side-25 channel attacks (SCA) paradigms. 26

In this paper, we show that the electromagnetic em-

anations of Dynamic Random Access Memory (DRAM) ac-28 cesses represent an exploitable side-channel on Systems-on-29 chip (SoC). The profiling of EM radiations has well known 30 advantages over power consumption measurement. Partic-31 ularly, it allows exploiting local leakages (coping with, for 32 example, peripherals' noise) while being less invasive on 33 the targeted device. We exploit this side-channel in order 34 to perform key recovery attacks on a lookup table based 35 cryptosystem. Moreover, the attacks presented in this paper 36 are non-profiled: an attacker can recover secret material on 37 a secure device without the need of prior profiling on a 38 "whitebox" device. Because a Last-Level Cache (LLC) miss 39 results in a DRAM access, this work explores variants of 40 LLC cache attacks with physical inputs [1], [2]. The aim of 41 this paper is to evaluate the effectiveness of DRAM access 42 fingerprinting through EM radiations as an alternative to 43 high precision timers. First, we design a novel attack, named 44 EVICT+EM, an adaptation of EVICT+RELOAD [5], that has 45 no need for shared memory with the victim and requires 46 similar number of encryptions. Then we demonstrate a 47 collision-based attack, COLLISION+EM, that reduces the 48 entropy of an AES key down to  $2^{68}$  on a SoC, and down 49 to  $2^{80}$  on a ARM TrustZone application in a few thousands 50 measurements. COLLISION+EM can potentially be foreseen 51 on recent SoCs with stacked packages, where classical phys-52 ical SCAs are difficult and physical bus probing almost 53 impossible without deteriorating the chip. Eventually, COL-54 LISION+EM is able to recover secrets where cache flushing 55 countermeasures are enabled, and even when the cache is 56 partitioned and/or randomized. 57

Julien Maillard, Thomas Hiscock, and Maxime Lecomte are with University of Grenoble Alpes, CEA-Leti, MINATEC Campus, F-38054 Grenoble, France. email: firstname.name@cea.fr

Christophe Clavier is with University of Limoges, XLIM-MATHIS, Limoges, France. email: firstname.name@xlim.fr

# 58 1.1 Contributions

In this paper, we make the following contributions: (i) 59 in section 4 we characterize DRAM accesses through EM 60 measurements and we show that they constitute a reliable 61 side-channel vector, (ii) we derive EVICT+EM in section 5, 62 a hybrid attack on a T-tables AES implementation and 63 compare the results with existing methods, (iii) in section 6 64 we present the PRIME+EM attack, which allows monitoring 65 cache set accesses during encryptions or any other applica-66 tion, (iv) we show the practical feasibility of cache collision-67 based attacks with EM measurements on a high-end SoC 68 in section 7 and (v) we apply the COLLISION+EM attack 69 paradigm on a TrustZone application in section 8 with 70 cache attack countermeasures and demonstrate a successful 71 partial key recovery. 72

## 73 2 BACKGROUND

#### 74 2.1 Physical side-channel analysis

Side-channel analysis is a specific category of physical at-75 tacks. It exploits a so called "side-channel leakage", which 76 can lead to a disclosure of private data within the obser-77 vation of auxiliary effects such as heat propagation, power 78 consumption or EM radiation. The literature mainly studies 79 attacks on intermediate values of cryptosystems in order 80 to partially or fully recover sensitive data (i.e., often cryp-81 tographic keys). Depending on the attacker model, these 82 attacks can either be profiled (i.e., requiring a training phase 83 prior to the attack) or *non-profiled*. 84

#### 85 2.2 Cache memory

SoCs embed high-speed processors that need to exchange 86 data with "slow" DRAM. Such memories have a large 87 storage capacity (several gigabytes), but have a high ac-88 cess latency. To fill the gap between CPU requirements 89 and DRAM capacities, processor designers introduced cache 90 memories. The smallest storage component within a cache 91 is called a cache line. Cache lines are grouped within cache 92 ways, that are themselves gathered into cache sets. When 93 data is cached, its address (physical or virtual, depending 94 on the architecture) is used to determine the cache set and 95 the cache line. The cache replacement policy handles the 96 affectation of a cache way. Different caches in a system are 97 organized hierarchically. First level caches (L1) are fast and 98 small, they can directly provide data to the CPU's pipeline. 99 Upper cache levels gradually gain storage capacity at the 100 cost of a higher response latency, until the last level cache 101 (LLC) which is directly linked to the DRAM main memory, 102 and shared by all the cores of the CPU. If the data required 103 by the CPU are not currently in the cache, we observe a *cache* 104 miss: the data needs to be retrieved from the higher caches 105 (or ultimately the main memory), and the cache hierarchy 106 is updated. On the contrary, the recovery of data already 107 fetched in cache memory is called a *cache hit*. 108

#### 109 2.3 Cache attacks

The ability to distinguish between cache hits and cache misses is the keystone of cache attacks. Cache attacks can be (i) time-driven if they measure the time of a com-112 plete encryption, (ii) access-driven if they analyze if tar-113 get cache lines have been accessed during an encryp-114 tion, (iii) trace-driven, if every memory access is pro-115 filed during an encryption. EVICT+TIME [3] and collision 116 attacks [4] are examples of time-driven attacks. Differ-117 ent access-driven attacks exist, depending on the avail-118 ability of cache flushing instructions (FLUSH+RELOAD, 119 FLUSH+FLUSH) [2] or not (EVICT+RELOAD) [5]. Some at-120 tacks, such as PRIME+PROBE [3], succeed without the pos-121 session of shared memory with the victim's process. Finally, 122 trace-driven attacks can reuse the concept of access-driven 123 attacks, but they also require a mechanism that allows 124 memory access timing measurements during the encryption 125 process (e.g., process preemption techniques). There exist a 126 myriad of variants of these attacks [16], that we leave out of 127 the scope of this paper. 128

#### 2.4 AES T-tables implementation

In this paper, we target an AES T-tables implementation 130 from openssl-1.0.0f [17]: it is a common use-case in the 131 literature since the work of Osvik *et al.* [3]. T-tables are 132 precomputed lookup tables of  $256 \times 32$  bits words that are 133 designed to accelerate the computations of AES rounds. Let 134  $\delta$  be the number of 32 bits words that can fit within a cache 135 line. We denote by  $x_i^{(r)}$  the *i*-th byte of the AES state at 136 round *r*. Let  $K_i^{(r)}$ , for  $0 \le i < 4$  be the *i*-th 32 bits word of the key at round *r* (e.g.,  $K_0^{(r)} = (k_0^{(r)}, k_1^{(r)}, k_2^{(r)}, k_3^{(r)})$ ). Simi-137 138 larly,  $W_i^{(r)}$ , for  $0 \le i < 4$  represents the *i*-th 32 bits words of 139 the AES state at round r (e.g.,  $W_0^{(r)} = (x_0^{(r)}, x_1^{(r)}, x_2^{(r)}, x_3^{(r)})$ ). 140 We denote  $\langle x \rangle$  the most significant bits (MSBs) that can be 141 recovered thanks to a memory access observation. Namely, 142 if  $\delta = 8$ , the 3 lower-bits of the T-table address cannot be 143 recovered. In that case,  $\langle x \rangle$  represent the 8-3=5 upper bits 144 of x. T-tables implementations consist in computing the first 145 9 AES rounds by consulting 4 precomputed lookup tables 146  $T_0, T_1, T_2$  and  $T_3$ , as shown on Equation 1. AES state bytes 147 for round r' = r + 1 are computed as follows: 148

$$\begin{split} W_{0}^{(r')} &= T_{0}[x_{0}^{(r)}] \oplus T_{1}[x_{5}^{(r)}] \oplus T_{2}[x_{10}^{(r)}] \oplus T_{3}[x_{15}^{(r)}] \oplus K_{0}^{(r')} \\ W_{1}^{(r')} &= T_{0}[x_{4}^{(r)}] \oplus T_{1}[x_{9}^{(r)}] \oplus T_{2}[x_{14}^{(r)}] \oplus T_{3}[x_{3}^{(r)}] \oplus K_{1}^{(r')} \\ W_{2}^{(r')} &= T_{0}[x_{8}^{(r)}] \oplus T_{1}[x_{13}^{(r)}] \oplus T_{2}[x_{2}^{(r)}] \oplus T_{3}[x_{7}^{(r)}] \oplus K_{2}^{(r')} \\ W_{3}^{(r')} &= T_{0}[x_{12}^{(r)}] \oplus T_{1}[x_{1}^{(r)}] \oplus T_{2}[x_{6}^{(r)}] \oplus T_{3}[x_{11}^{(r)}] \oplus K_{3}^{(r')} \end{split}$$
(1)

With  $(x_i^{(0)})_{0 \le i < 16}$  being the outputs of the first AddRoundKey operation (i.e.,  $x_i^{(0)} = p_i \oplus k_i$ ). The last round 149 150 is computed with classical sbox substitutions. Each lookup 151 table contains 256 elements of 32 bits each. Thanks to the C 152 153 remainder of this paper that all T-tables are aligned on  $4 \times \delta$ 154 bytes boundaries in memory, so that all tables' first element 155 coincide with the start of a cache line: such an alignment is 156 the worst case scenario for an attacker (misalignment effects 157 are discussed in section 7). 158

# **3** ATTACKER MODELS

Put shortly, this work considers an attacker model that has the same requirements as traditional EM side-channel 161

158

159

analysis. Namely, all the introduced hybrid models (*i.e.*,
EVICT+EM, PRIME+EM and COLLISION+EM) require
physical access to the target device, as well as a trigger
signal (EM pattern, GPIO, network activity, *etc.*). Additional
prerequisites of proposed attacks are highlighted in Table 1.
Note that these assumptions are particularly sound in the
case of smartphones that can easily be robbed.

In this paper, we use a software controlled GPIO as a 169 trigger signal for synchronizing traces. Synchronization of 170 traces is left out of the scope of this work, since several 171 methods exist for this problem [18]. Also, we consider 172 that the target device is running an algorithm that realizes 173 secret-dependent memory accesses (instructions or data). 174 Throughout this paper, we use the AES T-tables imple-175 mentation as a meaningful use-case, with a "known plain-176 text" scenario, but all applications that perform memory 177 accesses are potentially vulnerable to the attacks listed in Ta-178 ble 1. Finally, EVICT+EM and PRIME+EM, analogously to 179 EVICT+RELOAD and PRIME+PROBE, require malicious code 180 execution, while COLLISION+EM does not. 181

# **4 OBSERVING DRAM ACCESSES**

In this section, we describe our experimental methodology
assessing that EM radiations of DRAM accesses can be
exploited as a reliable side-channel.

## 186 4.1 Device Under Test

We use a Digilent Zybo XC7Z020-1CLG400C board as our 187 device under test (DUT). This board incorporates a SoC with 188 a dual-core Cortex-A9 CPU running up to 667 MHz which 189 belongs to the ARMv7-A family (32bit) [19]. We choose this 190 DUT because (i) it contains a two-level cache hierarchy, (ii) 191 192 the Cortex-A9 CPU contains several optimizations such as out-of-order execution, dynamic branch prediction, dual-193 issuing of instructions and a deep pipeline: the induced 194 noise and jitter in EM measurements make the attack sce-195 nario realistic compared to a "smartphone context", (iii) 196 applicative CPUs are known to have a very poor Signal-to-197 Noise Ratio (SNR) compared to simpler microcontrollers [20], 198 [21] and Cortex-A9 on the Zybo-z7 board is no exception in 199 this matter. 200

#### 201 4.2 Software experimental setup

Here, we want to reliably provoke a DRAM access. The goal
is to make the latter as distinguishable as possible in sidechannel observations.

#### 205 4.2.1 Target code

The target code for DRAM access discovery is depicted in Figure 1. The goal of such code snippet is to keep a constant execution while realizing a memory access whether it is a cache hit or a cache miss (i.e., DRAM access) in order to not introduce a confounding factor. It is composed of 8 steps:

- Step 1 and 8 are the function's prolog and epilog which
  handle the context saving (i.e., pushing and popping
  register values into the stack).
- Step 2 consists in initializing the r9 register to 0: it will be used as an offset in step 4.



Fig. 1: Target code for DRAM access discovery.

- Step 3 and 7 operate an inline repetition of 200 NOP instructions. The goal of these operations is to fully flush the pipeline state and generate a visual pattern on the EM traces. 220
- Step 4 is the target memory access: the content at the address contained in r0 is loaded into r6.
- Step 5 consists in the execution of a chainable Read-223 after-Write (RAW) dependency code snippet crafted 224 with sub instructions: this forces in-order execution 225 and single issuing. It also provides a workload to the 226 CPU while the target memory load is processed. We 227 chain this snippet 50 times during our experiments: 228 this allows minimizing the total payload execution time 229 divergences between cache hits and misses induced in 230 step 4. 231
- Step 6 behaves as a synchronization barrier, as the sub instruction requires the ldrb instruction to be completed in order to use the r6 register. 234

235

255

# 4.2.2 Crafting eviction sets

The access to cache maintenance instructions (such as the 236 clflush instruction in x86) requires kernel privileges on 237 ARMv7-A Instruction Set Architecture (ISA). Consequently, 238 we need to craft an *eviction set* for each address we plan to 239 target. An eviction set is a collection of addresses that fills 240 the entire cache set in which the target address would be 241 mapped. It is necessary for the attacker to fill the whole 242 cache set because the cache way that would contain the 243 target data is determined by the cache replacement policy, 244 which is proprietary and hardly predictable. To this aim, 245 for each targeted cache set, we select a group of congruent 246 addresses from a large memory pool, the latter allocated 247 through C function *mmap* with the *MAP\_HUGETLB* flag 248 activated. The congruent addresses are organised into an 249 eviction set in the form of a double-linked list in order to 250 tweak the hardware prefetcher: this technique is known as 251 "pointer chasing" [3]. Once the eviction set is obtained, the 252 eviction of a target cache line is performed by consulting 253 each address of the eviction set. 254

# 4.2.3 Target code wrapper

We elaborate a controlled pre and post context around the 256 target code execution. As we will need to discriminate if 257 our target access is a DRAM access, the wrapper firstly 258 implements a branchless constant time selection of a "hit 259 target" address between the real target address A and 260 a dummy one in order to prevent side-effect speculative 261 behavior induced by the branch predictor (e.g., speculative 262 loads or unwanted pipeline flushes). Then, A is evicted from 263 the cache hierarchy by traversing an eviction set and the 264 "hit target" is accessed: if the "hit target" is A, the target 265 access occurring during target code execution would result 266

TABLE 1: Comparison of attacker models prerequisites. Attacks that are presented in this paper are indicated with \*.

Attack	Malicious code	Shared memory	Timer	Knowledge of addresses	Physical access
EVICT+RELOAD	yes	yes	yes	yes	no
PRIME+PROBE	yes	no	yes	no	no
EVICT+EM*	yes	no	no	yes	yes
PRIME+EM*	yes	no	no	no	yes
COLLISION+EM*	no	no	no	no	yes



Fig. 2: Voltage amplitude cartography above the SoC.

in a cache hit, otherwise it will be a cache miss. Then, we 267 perform a computationally intensive workload in order to 268 force the Digital Voltage and Frequency Scaling (DVFS) to raise 269 the CPU frequency to its maximum. Afterwards, a data 270 synchronization barrier is placed to prevent late memory 271 loads to be executed between the trigger up and the trigger 272 down operations. Eventually, the target code is executed. We 273 add that the whole process is tied to a single core of the chip 274 in order to avoid context switches. 275

#### 4.2.4 Side-channel acquisition setup 276

The near field EM emanations of the DUT are acquired 277 through an EM Langer H-field RF-U 2.5-2 probe connected 278 279 to a Tektronix 6 series oscilloscope with a 2.5 GHz bandwidth through a +45/50 dB low noise amplifier. The probe is 280 attached to a 3-axis motorized bench. We use a sampling rate 281 of 3.125 GS/s, and an Analogic to Digital Converter (ADC) 282 precision of 12 bits. 283

#### 4.3 Best position localization 284

As we observe local EM radiations, it is necessary to find an 285 adequate probe position on the top of the chip that allows 286 to accurately observe DRAM accesses. We expect the latter 287 event to produce high amplitude EM radiation, because 288 it involves the use of several components (e.g., DRAM 289 controller, data buses, etc.). Additionally, the structure of 290 our target code and its wrapper prevents high amplitude 291 events, such as pipeline flushes or context switches, to occur 292 between trigger up and trigger down events. 293

The amplitude of the perceived EM signal is mapped 294 upon a  $25 \times 25$  spatial grid over the main chip. Interestingly, 295 the amplitude cartography exposes a high signal amplitude 296 on several positions near the DRAM interconnection buses 297 (see Figure 2). For, this DUT, we assess the best probe posi-298 tion as the one that captures the highest signal amplitude. 299

#### 4.4 Identification of patterns 300

We acquire one million traces of target code execution at 30 the best position identified previously. For each execution, 302



Fig. 3: High amplitude pattern identification on two example traces, green lines indicate estimated pattern boundaries.

the target access is either a cache hit or a cache miss with a 303 50 % probability. Several patterns emerge within the traces 304 (see Figure 3). One can observe that (i) the patterns stand out 305 from the remaining signal (this seems to correspond to the 306 steps 3 and 7 baseline NOPs and step 5 RAW dependency 307 instructions depicted in Figure 1) in terms of amplitude 308 and shape, (ii) they have variable lengths, and they are 309 located at variable positions and (iii) some of them seem 310 unrelated to our target memory access, potentially caused 311 by evictions from other processes. To analyze the traces, 312 we automatically locate the patterns within the traces by 313 applying a metric on a sliding window. More specifically, 314 we compute the standard deviation of samples' amplitude 315 on each window, then we establish a threshold (500 in our 316 experiments). A standard deviation value above this thresh-317 old indicates the presence of a pattern (see Figure 3). The 318 advantage of this method, compared to a straightforward 319 peak detection, is that the standard deviation allows to 320 precisely spot the boundaries of a pattern. It is also more 321 resilient regarding the variations of the patterns' shapes, 322 making it more generic (i.e., for different probe positions 323 or platforms). 324

#### 4.5 Lengths and locations of patterns

# 325 326

327

328

329

330

333

In this subsection, we aim at answering the following questions: (i) *Are there patterns with fixed length that appear mostly* for traces where the target access is a cache miss? (ii) Can we relate pattern lengths to micro-architectural events? (iii) What can we deduce from the position of the patterns within traces?

We start by gathering the lengths of patterns throughout 331 our set of traces, and we label them according to cache hit 332 or cache miss property of the corresponding target access.

In Figure 4 we observe that patterns with a width of 334 300 samples (approximately 110 ns) are only present in 335 cache miss related traces: we associate the label P1 to such 336 patterns. Interestingly, DRAM accesses on similar platforms 337 last between 100 and 120 ns [22], [23]. We also observe 338



Fig. 4: Distribution of pattern lengths for hit and miss traces.



Fig. 5: Distributions of the starting offsets of patterns P1 and P2 for hit and miss related traces.

slightly shorter patterns that are present in both hit and miss
related traces. We call P2 such patterns. These observations
bring insights about the phenomena producing P1 and P2:
P1 seems to be related to our target memory access, and
P2 to an event independent from the target memory access,
such as function epilog's pop instruction.

Figure 5 depicts *P*1 and *P*2 starting offset distributions within the traces. We clearly observe that *P*1 mostly appears at the middle of target code execution (i.e., where the target memory access should occur) while *P*2 occurs later. As a consequence, *P*1 seems to be the pattern corresponding to our intentional DRAM access.

#### 351 4.6 Summary

In this section, we established a link between the appearance of patterns within the EM measurements with DRAM accesses. This implies that pattern matching or statistical techniques allow detecting DRAM accesses through EM radiations: this can then be used in a side-channel attack context.

# 358 5 EVICT+EM

We showed in section 4 that we are able to detect DRAM accesses through EM emanations. This leads to the question: *can EM observation of DRAM accesses be exploited as an information leaking phenomenon in a cache side-channel attack context*?

This section introduces EVICT+EM, a novel hybrid soft-364 ware and physical side-channel attack against memory ac-365 cesses to recover secret keys. The attack principle is the 366 following: (i) the attacker fills a target cache set, evicting 367 the victim's data from the cache, (ii) the victim resumes its 368 execution and (iii) the attacker decides whether a DRAM 369 access has been performed or not by the victim by ob-370 serving EM radiations. Note that this is an adaptation 371 372 of EVICT+RELOAD [5], with (iii) replacing the RELOAD phase. We stress that EVICT+EM does not require the at-373 tacker to share memory with the victim, and hence falls into 374 the same application contexts than PRIME+PROBE [3]. 375

#### Algorithm 1: Target code running on the DUT.

- Input: P, T, L, w
- // Warmup AES encryptions
- 1 for *i* from w down to 0 do
- 2 |  $C \leftarrow AES\_encrypt(P, K);$
- 3 end
- 4 evict(T, L);
- 5 trigger\_up();
- 6 C  $\leftarrow$  AES\_encrypt(P, K);
- 7 trigger\_down();



Fig. 6: EM traces of an AES encryption where the number of warmup rounds is set to 100 (top) or 0 (bottom).

#### 5.1 Software experimental setup

In this experiment, the DUT runs a TCP server that is tied to one Cortex-A9 core. Warmup encryptions can be executed in order to cope with several jitter and noise sources. Then, one T-table related cache line, whose index is sent by the client, is evicted before the target encryption (see subsubsection 4.2.2 for the eviction procedure). This target encryption is surrounded by trigger operations.

376

389

The monitor computer samples random 16 bytes plaintexts and sends them to the DUT among several parameters such as the target T-table T, the target cache line to evict L, as well as the number of warmup rounds w. This process is repeated N times for each T-table T (see algorithm 1).

#### 5.2 The impact of warmup encryptions

Warmup operations allow to reduce indeterminism due to 390 cache memory, hence limiting jitter effects. When several 391 warmup rounds are performed before evicting the target 392 line (see Figure 6), we observe a clear single pattern within 393 the EM measurement: the only observable DRAM access 394 is a consequence of a cache miss during a table access in 395 the course of the encryption (i.e., the one induced by the 396 eviction phase). On the contrary, when no warmup rounds 397 are performed, we observe the presence of several patterns, 398 with different shapes, that are unrelated with the target 399 DRAM access. Due to jitter, the target pattern that appears 400 for 100 warmup rounds is slightly shifted in the no warmup 401 case. 402

Even if performing warmup encryptions would intuitively enhance the accuracy of attacks, it would come at a cost: the attacker would be forced to wait a certain number of encryptions before triggering the target one, increasing the duration of the attack. Consequently, in subsection 5.3 we aim at designing an attack framework that is resilient regarding the noise and jitter while executing no warmupencryption.

#### 411 5.3 Attack procedure

In the course of this subsection, we discuss the different
steps of the key recovery attack which are (i) making hypotheses, (ii) *Region of Interest* (RoI) selection, (iii) traces
preprocessing, (iv) choosing and evaluation of a metric, (v)
ranking of the hypotheses according to metric value.

#### 417 5.3.1 Key distinguisher

Making a hypothesis on a key byte consists in splitting the 418 traces  $(t_i)_{0 \le i \le N}$  into two groups  $g_0$  and  $g_1$  based on the 419 fact that a DRAM access at a desired encryption instant 420 occurs or not under the hypothesis. This attack follows the 421 methodology of the Differential Power Analysis (DPA) [14]. 422 Let  $k^* \in \mathbb{F}_{2^8}$  be the right key byte,  $\mathcal{K} = \mathbb{F}_{2^8}$  be the 423 set of all possible key candidates and  $\mathcal{Z} = \mathbb{F}_{2^8}$  be a set 424 of intermediate values. Then, we denote  $DRAM_{\tilde{i}}(z)_{z \in \mathbb{Z}}$ 425 a Boolean predicate that is *True* if the manipulation of z426 under the hypothesis k results in a DRAM access, and False 427 otherwise. Under each key hypothesis k, it is possible to 428 separate the traces between two sets  $g_{\tilde{k}}^0$  and  $g_{\tilde{k}}^1$  such that 429  $g_{\tilde{k}}^0 = \{t_i \mid DRAM_{\tilde{k}}(z_i)\}$  and  $g_{\tilde{k}}^1 = \{t_i \mid \neg DRAM_{\tilde{k}}(z_i)\}$ . Now it is possible to lift an arbitrary metric  $M(g_{\tilde{k}}^0, g_{\tilde{k}}^1)$ , 430 431 its choice is discussed in subsubsection 5.3.4. The best key 432 hypothesis retained is then defined as: 433

$$k_{best} = \underset{\tilde{k} \in \mathcal{K}}{\operatorname{argmax}} \left\{ M(g_{\tilde{k}}^{0}, g_{\tilde{k}}^{1}) \right\}$$
(2)

#### 434 5.3.2 Rol and window selection

When no warmup encryption is performed, we observe (i) a jitter that misaligns our pattern of interest and (ii) other erratic patterns that appear during the encryption. Nonetheless, we make the following assumption: *It is possible to find a RoI where the interesting patterns appear more frequently for the good hypothesis.* 

It is hard to specifically locate one AES round (e.g., the first) within the traces for various reasons. Firstly, the probe position does not allow us to observe pipeline EM emanations, making harder the use of *Simple Power Analysis* (SPA) in order to precisely locate the AES routines. Secondly, the presence of jitter would automatically shift the RoI.

However, guessing can be performed by knowing the
algorithm. Indeed, the AES first round is unlikely to expose
side-channel leakage in, say, the 10% last samples of the
trace, even with the presence of jitter. In our experiments,
we thus consider a RoI of 2000 samples for targeting the first
AES round, which, in our experimental setup, corresponds
to 400 clock cycles (approximately 640 ns).

#### 454 5.3.3 Preprocessing with integral computation

As we consider discrete measurements, the integral of a trace  $t = (t[j])_{0 \le j \le n}$  is defined as the sum of its samples' values. This operation performs a linear combination of the samples over a RoI. This is useful when a jitter desynchronizes the traces. However, the main limitation of this method is that the per-sample precision is mostly lost. For the sake of our experiments, we consider integral computation upon a fixed sized sliding window of 300 samples within the RoI. This processing step is systematically applied to  $g_{\tilde{k}}^{0}$  and  $g_{\tilde{k}}^{0}$  before computing the metric.

#### 5.3.4 Metric

$$t = \frac{E(X_1) - E(X_2)}{\sqrt{\frac{Var(X_1)}{N_1} + \frac{Var(X_2)}{N_2}}}$$
(3)

Here,  $\overline{E}$  and Var denote the empirical mean and variance 471 with  $N_1$  observations of  $X_1$  and  $N_2$  observations of  $X_2$ . 472 A high t-statistic indicates that the two means are highly 473 different. 474

In our case, this metric seems relevant because (i) the data to be processed is divided into two groups  $g_{\tilde{k}}^0$  and  $g_{\tilde{k}}^1$  and (ii) the population of these two groups is very heterogeneous ( $g_{\tilde{k}}^0$  has few elements): we can benefit from the in-class normalization. For the good hypothesis, we expect the t-statistic to be higher than for wrong hypotheses.

#### 5.4 First round attack

The first step of the attack is to craft eviction sets for at least one cache set per T-table with the method described in section 4. The attacker is supposed to be able to evict at least one cache line per T-table.

The information the attacker can learn is whether one of the addresses that is mapped in this same cache line has been consulted or not. In the case of our DUT, this means that an attacker that only exploits the first AES round can only guess the five most significant bits (with  $\delta = 8$ ) of the state bytes indexing the T-tables.

In order to attack the AES's first round, it is needed to 492 draw hypotheses on each  $(\langle x_i^{(0)} \rangle)_{0 \le i \le 15}$ . As our attacker 493 model allows only one eviction per encryption and as each 494 table  $T_j$  is consulted for each  $(x_i^{(0)})_{0 \le i \le 15, i \equiv j \pmod{4}}$ , four 495 sets of traces need to be gathered (one for each table). 496 Each set of traces allow to draw hypotheses on 4 bytes. 497 For simplicity, the targeted cache line for each table  $T_i$ 498 corresponds to its first  $\delta = 8$  elements. The global guessing 499 entropy is obtained by performing the attack 100 times for 500 each byte on N randomly selected traces (see Figure 7), 501 and computing the average rank of all good hypotheses. 502 A guessing entropy down at 0 indicates that all guesses are 503 correct. 504

In Figure 7a, one can observe that the guessing entropy of EVICT+EM reaches 0 between 800 and 900 traces per table. This means that, on average, an attacker that is allowed to observe 3600 encryptions is able to guess the 5 MSBs of each byte of the secret key.

### 5.5 Second round attack

Following the attack of Osvik *et al.* [3], it is possible to rewrite all  $(x_i^{(1)})_{0 \le i \le 15}$  according to the bytes of the plaintext and the secret key. Among those 16 state bytes equations, four of them are particularly interesting. Indeed, the

510

505

506

507

508

509

6

465

TABLE 2: Start of second round state target bytes, their corresponding hypotheses quadruplets to enumerate and the first round misses that need to be avoided.

Byte	Table	Key quadruplet	Round 1 misses to avoid
$x_2^{(1)}$	$T_2$	$(k_0, k_5, k_{10}, k_{15})$	$x_2^{(0)}, x_6^{(0)}, x_{10}^{(0)}, x_{14}^{(0)}$
$x_5^{(1)}$	$T_1$	$(k_3, k_4, k_9, k_{14})$	$x_1^{(0)}, x_5^{(0)}, x_9^{(0)}, x_{13}^{(0)}$
$x_8^{(1)}$	$T_0$	$(k_2, k_7, k_8, k_{13})$	$x_0^{(0)}, x_4^{(0)}, x_8^{(0)}, x_{12}^{(0)}$
$x_{15}^{(1)}$	$T_3$	$(k_1, k_6, k_{11}, k_{12})$	$x_3^{(0)}, x_7^{(0)}, x_{11}^{(0)}, x_{15}^{(0)}$

MSBs of  $x_2^{(1)}$ ,  $x_5^{(1)}$ ,  $x_8^{(1)}$  and  $x_{15}^{(1)}$  only depend on four secret key bytes LSBs (the others depend on five). Let us denote  $S_{17} = sbox(p_i \oplus k_i)$ . For the second round we can exploit the following equations:

$$\begin{aligned} x_{2}^{(1)} &= S_{0} \oplus S_{5} \oplus 2 \cdot S_{10} \oplus 3 \cdot S_{15} \oplus sbox(k_{15}) \oplus k_{2} \\ x_{5}^{(1)} &= S_{4} \oplus 2 \cdot S_{9} \oplus 3 \cdot S_{14} \oplus S_{3} \oplus sbox(k_{14}) \oplus k_{1} \oplus k_{5} \\ x_{8}^{(1)} &= 2 \cdot S_{8} \oplus 3 \cdot S_{13} \oplus S_{2} \oplus S_{7} \oplus sbox(k_{13}) \oplus k_{0} \oplus k_{4} \oplus k_{8} \oplus 1 \\ x_{15}^{(1)} &= 3 \cdot S_{12} \oplus S_{1} \oplus S_{6} \oplus 2 \cdot S_{11} \oplus sbox(k_{12}) \oplus k_{15} \oplus k_{3} \oplus k_{7} \oplus k_{11} \end{aligned}$$
(4)

The second round attack relies on the information gained 519 from first round attack (*i.e.*, the MSBs of each key bytes). In 520 order to recover the full key, one needs to draw hypotheses 521 on key bytes LSBs and use equations in Equation 4 to predict 522 523 whether a DRAM access occurs for each plaintext. As each equation in Equation 4 involves only 4 key bytes, hypothe-524 ses are drawn on each quadruplet (e.g.,  $(k_0, k_5, k_{10}, k_{15})$  for 525 the first equation). For each quadruplet hypothesis and tar-526 get address, we select plaintexts and traces so that the target 527 address is not accessed during the first round(see Table 2)<sup>1</sup>. 528 Then, the key distinguisher (see subsubsection 5.3.1) is ap-529 plied to highlight the best hypothesis for each quadruplet. 530 Note that we are able to reuse the traces gathered for the 531 analysis of the first round. 532

Globally, guessing entropies for the quadruplets converge towards 0 with less than 1600 traces per T-table on average. This means that the whole secret key can be recovered with less than 6400 traces on average.

#### 537 5.6 Comparison with EVICT+RELOAD

We now compare EVICT+EM with the EVICT+RELOAD [5] 538 attack. Note that they are similar in terms of malicious 539 code execution, as EVICT+RELOAD does not suppose any 540 preemption of the victims process, nor multiple evictions 541 per encryption. For a fair comparison, EVICT+RELOAD uses 542 the same eviction set construction and roaming strategies 543 as EVICT+EM. We use two different timer sources for the 544 "Reload" part of the attack: a monotonic timer based on 545 the gettime function from the libc denoted "User", and a 546 547 high-resolution cycle counter available in ARM *Performance* Monitoring Unit (PMU). We stress that the latter requires 548 to load a kernel module in order to allow the access to 549 the CPU's internal performance monitoring registers: this 550 method is ran at a kernel privilege level. Finally, we use 551 the same distinguisher (i.e., Welch's t-test), except that our 552 EVICT+RELOAD attack version implements the t-test upon 553 the timing distributions. 554



Fig. 7: Guessing entropy comparison, per table, for EVICT+RELOAD and EVICT+EM first round attack (7a) where  $\langle k^* \rangle$  is recovered, and second round attack (7b) where the full key quadruplet is recovered (see Table 2), with no warmup.

In Figure 7, we can observe that (i) EVICT+EM has better 555 performances than EVICT+RELOAD with kernel privileges 556 for the first round attack: this can be explained by a better 557 temporal resolution, (ii) EVICT+EM has better performances 558 on second round quadruplets candidates, but it is less 559 significant. An argument to explain this phenomenon is 560 an increased amount of first round induced jitter for the 561 EVICT+EM for the second round attack. Consequently, we 562 can assess that EVICT+EM constitutes a userland alterna-563 tive to cache attacks with similar performances than an 564 EVICT+RELOAD attack with kernel privileges. When per-565 forming EVICT+EM, the attacker does not need to share 566 memory with the victim, hence it is an interesting alterna-567 tive to PRIME+PROBE family attacks when EVICT+RELOAD 568 is not practical. 569

# 6 PRIME+EM

EVICT+EM relies on the use of eviction sets to evict target 571 cache lines: the eviction set crafting phase requires to locate 572 the targets' physical addresses in main memory. The main 573 goal of this section is to overcome this restriction. The 574 technique presented in this section, called PRIME+EM, is 575 based on PRIME+PROBE [3]. It aims to discover the cache 576 sets hosting the T-Tables within cache memory. This attack, 577 which can be viewed as a reverse-engineering step, can 578 precede an EVICT+EM attack for full key recovery. 579

#### 6.1 Profiling cache set activity

We assume that the T-tables are stored contiguously and 32 bytes aligned within the DRAM, and that  $T_0$  is page aligned. For a memory page size of 4 KB, this results in the T-tables filling exactly one page so that there is no risk that two distinct T-tables share the same cache set. We also assume that the attacker knows the physical addresses that they are manipulating.

570

<sup>1.</sup> This is a slight improvement of the initial EVICT+TIME attack shown by Osvik *et al.* [3].



Fig. 8: Cache set activity metric of the Zybo-z7 during AES encryption with 100 warmup rounds and N = 400.

Then, the attacker is able to craft eviction sets for each 588 cache set by using the methodology described in section 4. 589 We denote  $ev_i$  the eviction set for cache set *i*. The profiling 590 of cache set activity is performed as follows: (i) (Warmup) 591 the attacker lets the victim's process perform random en-592 cryptions so as to fill the cache, (ii) (Prime) the attacker 593 accesses  $ev_i$  to realize an eviction, (iii) (Observation) the 594 attacker triggers the encryption of a random plaintext with 595 the oscilloscope. This procedure is repeated several times 596 for each cache set, and for all cache sets. For each cache set, 597 an activity metric is computed for N EM traces as follows: 598

$$metric = \frac{1}{N} \sum_{k=0}^{N} \sigma_k \tag{5}$$

With  $\sigma_k$  being the standard deviation of the signal ampli-599 tude of the EM observation on a 1000 samples RoI for trace 600 k. Then, an averaging of the standard deviation over the 601 N traces is made. This metric is based on the automatic 602 pattern identification conducted in subsection 4.4: the key 603 idea is that DRAM accesses highly stand out compared to 604 other activities for the assessed probe position on this DUT. 605 Experimental results of PRIME+EM for 100 warmup 606 rounds with N = 400 are depicted in Figure 8. We clearly 607 observe high metric values for the contiguous cache sets 608 609 where the T-tables are mapped. Interestingly, we also observe non contiguous high peaks for other cache sets. These 610 accesses can be related to cached assembly code (as we 611 are targeting the LLC in which both instructions and data 612 can be cached) or other memory locations accessed during 613 the encryption (e.g., plaintext or secret key buffers). With 614 this experiment, we show that an attacker is able to craft 615

eviction sets targeting the T-tables without precise timers,
shared memory nor knowledge of the T-tables' location in
memory.

# 619 7 COLLISION+EM

The EVICT+EM and PRIME+EM attacks we presented so far 620 have the drawback of imposing to the attacker the forgery 621 of eviction sets. In this section, we remove the constraint 622 of malicious code execution by designing a collision-based 623 attack. We define a collision as equivalent to a cache hit with 624 data that is belonging to the same target algorithm during 625 a single encryption. Our attacker model is built under 626 the following assumption: every non-colliding memory access 627 made by the victim will most likely generate a DRAM access 628 during the targeted round. As a prerequisite, the attacker is supposed to be able to erase T-tables' content from the cache 630 hierarchy before the encryption. Several circumstances can 631 validate this prerequisite, such as cache eviction from other 632

processes, a reset of the DUT or a systematic cache flushing implemented as a cache attack countermeasure. Finally, a collision can be inferred from the absence of a DRAM access through EM measurement during the encryption. Once again, we opt for a differential approach on the EM traces.

639

# 7.1 First-round attack

Let  $i, j \in \{0, ..., 16\}$  with  $i \neq j$  be such as  $x_i^{(0)} = p_i \oplus k_i$ and  $x_{i'}^{(0)} = p_{i'} \oplus k_{i'}$  are indexing the same table *T*. A 640 641 collision is obtained when  $\langle x_i^{(0)} \rangle = \langle x_{i'}^{(0)} \rangle$ , which implies that  $\langle p_i \oplus p_{i'} \rangle = \langle k_i \oplus k_{i'} \rangle$ . Then, it is possible for an 642 643 attacker to craft hypotheses on  $\langle k_i \oplus k_{i'} \rangle$  under a known 644 plaintext scenario. All the T-tables' contents are evicted from 645 the cache before each encryption. No warmup is used, as it 646 would fetch T-tables' contents within the cache and thwart 647 the attack. Under each hypothesis, it is possible to separate 648 the traces and plaintexts into two groups  $g^0$  and  $g^1$ , based 649 on the apparition of a collision or not for each plaintext. As 650 in section 5, we use integral computation as preprocessing 651 and the Welch's t-test as a distinguisher. We setup a window 652 of 300 samples for integral computation that slides along the 653 traces with a single sample stride. 654

Graph theory provides an insightful representation for 655 collision-based attacks [24]. Let G = (V, E) be an undi-656 rected graph such as its vertices V represent key bytes 657 MSBs  $(\langle k_i \rangle)_{0 \le i \le 15}$ . An edge is drawn between two vertices 658  $v_i = \langle k_i \rangle$  and  $v_{i'} = \langle k_{i'} \rangle$  when the knowledge of the value 659 of  $v_i$  allows to uniquely determine the value of  $v_{i'}$ . Knowing 660 a relationship of the form  $\langle k_i \oplus k_{i'} \rangle = r$  creates an edge in 661 *G* between  $v_i$  and  $v_{i'}$ , because if  $\langle k_i \rangle$  is known, the value of 662  $\langle k_{i'} \rangle$  is  $\langle k_i \rangle \oplus r$ . Let  $G_j = (V_j, E_j)_{0 \le j < 4}$  be subgraphs such 663 as  $V_j = \{ \langle k_i \rangle \mid i \equiv j \pmod{4} \}$  (see Figure 10). In other 664 words,  $G_i$  covers key bytes that concern table  $T_i$  during 665 the first round computations. By observing collisions within 666 the same table, one can hope to recover enough vertices 667 between edges of  $G_i$  to make it a connected graph. 668

Figure 9 illustrates the guessing entropies for each vertex 669 corresponding to each subgraph  $G_j$ . Concerning the  $G_0$  and 670  $G_1$  subgraphs (see Figure 9a and Figure 9b), we observe that 671 the guessing entropies converge towards 0 with between 8k 672 and 14k attack traces. We also remark that  $G_2$  and  $G_3$  have a 673 slower convergence towards 0. In our experiments, guessing 674 entropies for each  $\langle k_i \oplus k_{i'} 
angle$  reach 0 for 20k traces, making 675 all the  $G_i$  subgraphs fully connected. This shows that our 676 method allows discovering  $\langle k_i^{(0)} \oplus k_{i'}^{(0)} \rangle$  relationships with a 677 few thousands of encryptions on average and no malicious 678 code running on the target. 679

Recall that, for  $\delta = 8$  (e.g., on the Zybo board), knowing 680 if a cache line has been accessed by an intermediate value 681 grants information upon the 5 MSBs of this value. If a 682 subgraph  $G_i$  is connected, fixing a value for any  $\langle k_i \rangle \in E_i$ 683 allows recovering the values of all other  $\langle k_{i'} \rangle \in E_i, i' \neq i$ . 684 Thus there are  $2^5$  hypotheses to be tested for each subgraph 685  $G_i$ . By combining the four subgraphs, we obtain a search 686 space of size  $2^{5\times 4} = 2^{20}$ . Then, remember that for  $\delta = 8$ , 687 the 3 LSBs of each key byte cannot be guessed from the first 688 round attack. Hence, after the first round attack, the total 689 key entropy drops from  $2^{128}$  to  $2^{20} \times 2^{3 \times 16} = 2^{68}$ . 690



Fig. 9: Guessing entropy for  $G_j$  related collisions corresponding to each table ( $T_0$  to  $T_3$ ) on the Zybo-z7 platform, each point displays the average rank of the good candidate over 100 attack iterations upon randomly sampled traces, with no warmup.

Now we consider Equation 4. For each of the four 691 quadruplets depicted in Table 2, each key byte involved is 692 concerned by a different  $G_j$ . Hence, in our case, this means 693 that the complexity of the second round attack is in the 694 order of  $4 \times 2^{20} \times 2^{3 \times 4} = 2^{34}$ . More precisely, an attacker 695 would need to derive  $2^{34}$  hypotheses in total for the four 696 quadruplets depicted Table 2 and perform a Welch's t-test 697 for each of them. 698

#### 699 7.2 About connecting G

Having no connections linking the different  $G_i$  subgraphs 700 keeps the key entropy too high to mount a bruteforce attack 701 in a reasonable amount of time. Creating links between 702 the subgraphs, in order to make G connected, implies that 703 collisions must be exploitable between state bytes that are 704 indexing different tables. Several hardware or software fea-705 tures could enable this, such as (i) misaligned T-tables and 706 (ii) known or controlled data prefetching behavior. 707

Firstly, as stated in [25], misaligned T-tables have the 708 effect of not mapping their base address to the beginning 709 of a cache line. As T-tables are often contiguous in memory, 710 this would imply that cache lines contain data from adjacent 711 tables, and inherently allow collisions between state bytes 712 indexing distinct tables. Secondly, data prefetching, that 713 brings data closer to the CPU speculatively, could bring 714 data from one table when another is accessed, potentially 715 leading an attacker to observe a collision. Leaving aside 716 other optimizations to the attack, a connected graph G on 71 our DUT would lead to a total key entropy upper bound of 718  $2^5 \times 2^{3 \times 16} = 2^{53}$  after the first round attack. An upper bound 719 of the complexity of the second round attack would be of 720  $4 \times 2^5 \times 2^{3 \times 4} = 2^{19}$  Welch's t-tests. The AES implementation 721 we target in this experiment has no misaligned tables, and 722 we found no exploitable prefetching behavior. 723



Fig. 10: Example of a collision graph G, composed of the four subgraphs  $G_0, G_1, G_2, G_3$ . Plain vertices indicate inter table collisions, dashed vertices represent the collisions that would be observable with misaligned tables or favorable prefetching behavior.

#### 7.3 Conclusion

We were able to exploit collisions within an AES T-tables 725 implementation with less than 20k traces on average with a 726 non-profiled model on a Cortex-A9 processor, dropping the 727 total key enumeration complexity from  $2^{128}$  to  $2^{68}$ . Putting 728 aside the use of COLLISION+EM to reduce key entropy, 729 this attack can be coupled to a classical EM SCA in order 730 to reduce the total number of needed measurements. This 731 attack has no need for malicious code execution on the 732 DUT and only requires the attacker to flush the whole T-733 tables region before encryptions. Interestingly, cache flushes 734 before sensitive application execution, which is a common 735 countermeasure against cache attacks, would actually make 736 COLLISION+EM possible. 737

724

738

# 8 **ARM TRUSTZONE ATTACK**

The ARM TrustZone is a mechanism that aims at pro-739 viding hardware-based security features on ARM CPUs. 740 ARM TrustZone ecosystems have widely been deployed in 741 embedded devices such as smartphones, automotive and 742 industrial systems [26]. This technology separates the so 743 called secure world from the normal world. TrustZone pro-744 vides a Trusted Execution Environment (TEE) which hosts 745 the security critical features such as payment or authen-746 tication operations within Trusted Applications (TAs). The 747 secure monitor is a privileged entity that handles context 748 switches between secure and normal worlds. The secure 749 and normal world's resources are isolated at the hardware-750 level. Such an isolation inherently prevents shared memory 751 based attacks such as EVICT+RELOAD. For the past several 752 years, researchers have identified several vulnerabilities in 753 TEEs. Notably, Lipp *et al.* [7] exposed a PRIME+PROBE attack 754 on a trusted application, bringing forward the fact that the 755 ARM TrustZone does not guarantee "as-is" security against 756 cache attacks. Nevertheless, the authors emphasized that 757 some devices ensure that the cache is flushed when entering 758 or leaving a trusted application. This countermeasure has 759 the effect of making PRIME+PROBE attacks harder, as the 760 eviction sets need to be browsed between the cache flushing 761 procedure and the beginning of the encryption (respectively 762 between the end of the encryption and the following cache 763 flush), imposing strict timing constraints to the attacker. As 764 a consequence, authors were unable to perform complete 765 or partial key recovery, but rather determined if a valid or 766 invalid key had been used by the trusted application. 767

855

871

872

The COLLISION+EM attacker model (see Table 1) is par-768 ticularly relevant for targeting a TA's AES implementation 769 with such countermeasures in a realistic scenario because (i) 770 the addresses of the T-tables are unknown, (ii) the target 771 cache sets are flushed before entering the secure world 772 as a countermeasure for PRIME+PROBE, PRIME+EM and 773 774 EVICT+EM attacks and (iii) no malicious code is executed (GPIO toggles before and after the encryption used to 775 trigger the oscilloscope are not considered as malicious 776 code), only legitimate calls to the trusted application are per-777 formed. For the rest of this section we use a STM32MP157F-778 EV1 dual-core Cortex-A7 based SoC with TrustZone support 779 as our DUT. This platform encompasses several peripherals 780 (screen, keyboard, ethernet port, etc.) that are active while 781 performing the analysis, potentially adding extra noise and 782 jitter to our measurements. Finally, the Cortex-A7 has two 783 levels of cache, with a cache line size of 64 bytes and a 8-way 784 set-associative LLC of size 1MB. 785

#### 786 8.1 Leakage assessment

The printed circuit board (PCB) layout of this DUT exposes 787 the data buses that are headed towards the two DRAM 788 chips (see Figure 11). Similarly to subsection 4.3, we perform 789 a  $15 \times 50$  voltage range cartography during the execution 790 791 of the characterization program (see Figure 1). Figure 11 illustrates that the signal amplitude is more significant 792 above the data buses. Leakages of those buses could not 793 be analysed on the Zybo-z7 due to the PCB layout. This is 794 explained by the greater current through the latter. Contrary 795 to Figure 2, the signal dynamics do not effectively highlight 796 a best probe position: the latter needs to be determined with 797 more specific leakage assessment. Hence, a Welch's t-test is 798 performed (with 2000 traces per position) in order to mea-799 sure the distinguishability between the traces regarding the 800 presence of the target DRAM access. Further measurements 801 are headed with the probe placement related to the highest 802 t-value in Figure 11. The total procedure represents less than 803 a day. 804

#### 805 8.2 Attack of a trusted application

The DUT is running a full-fledged Linux distribution as 806 a host operating system, and an OP-TEE OS [27] that 807 808 handles the TrustZone environment. The OP-TEE operating system's cryptographic primitives are implemented within 809 the LibTomCrypt library [28] whose default AES implemen-810 tation is based on T-tables. Note that no cache flushing countermeasure is implemented by default before or after 812 encryption, enabling PRIME+PROBE and PRIME+EM threat 813 models (see Table 1). This countermeasure is hence the 814 responsibility of the developer that writes the TA. 815

For the sake of this experiment, we design a trusted application that realizes T-tables AES encryptions such that (i) lookup tables' offsets are aligned to a cache line size (64 bytes on this platform) and (ii) cache lines that would hold T-tables contents are systematically evicted before and after every encryption thanks to the *TEE\_cache\_clean* function provided by the OP-TEE API.

To carry out this experiment, we gathered one million encryption traces. The RoI lower bound is assessed by locating the start of a region of significant activity within EM measurements. Such an instant is determined by observing an increasing trend in the average of the traces in absolute value (see Figure 12). The upper bound is determined to be empirically large so that the risk for the first round DRAM accesses to be out from the RoI is minimized.

Because of low amplitude noise and important jitter, the preprocessing method presented in subsection 5.3 is inefficient on this DUT. A variant, that counts the number of samples that exceed an amplitude threshold on a sliding window fashion, is preferred for this platform.

With a cache line size of 64 bytes, each T-table fills exactly 16 cache lines. As a consequence, a random guess on  $\langle k_i \oplus k_{i'} \rangle$  ranks in eighth position in average. Also, an attacker that is able to build subgraphs  $G_j$  reduces the total AES key entropy to  $2^{80}$ .

Guessing entropies for the first round collision attack 841 on the four tables are depicted in Figure 13. The  $G_0$  and 842  $G_1$  subgraphs become fully connected with less than 10k 843 traces. Some collisions are harder to detect for the  $G_2$  and  $G_3$ 844 subgraphs, which become fully connected with almost 60k 845 traces. It is important to notice that some collisions are accu-846 rately detected from 2000 traces (e.g.,  $\langle k_0 \oplus k_4 \rangle$ ). Figure 13c 847 and Figure 13d expose that collisions with bytes belonging 848 to  $W_3^{(1)}$  need more traces to be accurately recognized. When 849 focusing on the  $G_3$  case, we remark that collisions related 850 to  $k_6$  have the worst guessing entropy convergence towards 851 zero. Interestingly, the analysis of the binary file informed us 852 that the compiler reordered memory accesses so that  $T_2[x_6^{(0)}]$ 853 is processed last. 854

# 8.3 Conclusion

Despite extra noise and jitter in the electromagnetic mea-856 surements, we show that COLLISION+EM succeeds in ex-857 tracting secret data in a TrustZone environment. We can 858 conclude that TrustZones with cache flushing based coun-859 termeasures are not resistant against COLLISION+EM. This 860 raises major security concerns for TAs handling critical data 861 (e.g., banking, authentication) on embedded devices. We are 862 able to recover secret key material with COLLISION+EM 863 with less than 10k encryptions. This means that information 864 about secrets stored and manipulated by trusted environ-865 ments are potentially vulnerable to COLLISION+EM with 866 a reasonable time spent on measurements and analysis (a 867 few hours). As mentioned, smartphones are particularly 868 vulnerable to this threat model, as no malicious code needs 869 to be executed on the device. 870

## 9 DISCUSSION

#### 9.1 Comparison with EM SCA

SoCs EM radiations encompass the activity of all the com-873 ponents that are close to the probe. Hence, measurements of 874 small-scale phenomena (e.g., register updates) often present 875 a high amount of noise and jitter due to micro-architectural 876 complexity and concurrent activity. Even so, after EM traces 877 are gathered, traditional SCA often require preprocessing 878 steps, such as filtering or synchronization [21]. Finally, when 879 dealing with EM measurements on noisy SoCs, finding a 880 good probe position is a time consuming process (i.e., sev-881 eral days to a month). Still, even at the best probe position, 882



Fig. 11: Voltage range (left), top view of the board (middle) and Welch's t-test cartography (right).



Fig. 12: Region of interest selection based on activity detection upon average of absolute traces values.



Fig. 13: Guessing entropy for  $G_j$  related collisions corresponding to each table ( $T_0$  to  $T_3$ ), each point displays the average rank of the good candidate over 100 attack iterations upon randomly sampled traces, with no warmup.

attacking a cryptosystem on a high-end SoC with non-883 profiled methods often requires up to millions of traces [29]. 884 By profiling DRAM accesses through EM measurements, 885 we tackle some of these issues. The attacks we propose are 886 more resilient to noise and jitter than classical physical side-887 channel attacks. We recall that DRAM accesses last for vari-888 ous clock cycles and produce rather high amplitude signal: 889 890 the constrains upon the acquisition chain (e.g., ADC pre-891 cision, voltage precision, sampling rate, probe positioning) are less restrictive in our case. Moreover, chip packages with 892 stacked DRAM on are known to impose a lot of EM traces 893 gathering and preprocessing [29]. These stacked packages 894 also limit the possibility for an attacker to directly probe the 895 buses to harvest DRAM access information. 896

Combining EM measurements with the cache attack
 paradigm comes at the cost of being more intrusive on the
 DUT. As we have seen, EVICT+EM and PRIME+EM require
 eviction set construction, hence malicious code execution.
 However, COLLISION+EM removes this limitation.

## 9.2 Comparison with cache attacks

Cache attacks often require a high amount of malicious 903 memory accesses. The extreme case is reached with trace-904 driven attacks, which need to profile almost every memory 905 accesses performed by the victim process. Moreover, the 906 vast majority of cache attacks require a way to measure time 907 with enough precision. Finally, software micro-architectural 908 attacks are often noisy. For example, access-driven and time-909 driven attacks on AES first round are noisy because of other 910 rounds accesses. The method we describe here (i) has a small 911 memory footprint, as abnormal memory interactions are 912 performed for initial data evictions only, (ii) can be headed 913 with better temporal precision, (iii) does not require cycle 914 accurate timer and (iv) can target DRAM accesses through 915 time during the encryption. In terms of drawbacks, our 916 EVICT+EM and PRIME+EM attacks, presented in this paper, 917 hardly allow to profile several memory addresses at the 918 same time. Moreover, the attacker needs to have physical 919 access on the target and add several hardware components 920 to its experimental setup (i.e., oscilloscope, probe). 921

#### 9.3 Mitigations

11

A natural countermeasure to EVICT+EM, PRIME+EM and 923 COLLISION+EM is a systematic prefetch of the victim's data 924 before encryption. This would prevent any DRAM accesses 925 during the encryption as long as there are no self evictions 926 occurring within the victim's process. Note that this can 927 represent a performance bottleneck. Also, such a prefetch is 928 not always possible, especially when the sensitive lookup 929 tables are wider than the available cache size. A perfor-930 mance compromise can be reached by performing random 931 accesses to the sensitive data before encyption: this would 932 drastically increase the number of measurements required 933 by an attacker. Note that this mitigation "as-is" does not 934 prevent the attacks, and needs to be implemented jointly to 935 other security measures (e.g., frequent rekeying). 936

The attacks presented in this paper exploit side-channel 937 information leaked by DRAM accesses that are statisti-938 cally dependent to a secret. Preventing table lookups and 939 branches from depending on a secret, which is a cornerstone 940 of so called constant time implementations [30], is also 941 a viable mitigation strategy. Note that these methods are 942 already widely deployed for asymmetric cryptography (e.g., 943 square-and-multiply always for RSA). 944

Classical SCA countermeasures such as hiding (e.g., metallic shields or artificial EM noise addition), and masking [31] can thwart the attacks proposed in this paper. Note that, due to a high tolerance to jitter, our attacks would be poorly affected by shuffling countermeasures. Finally, concurrent activity in multi-core platforms could be employed

to add noisy DRAM activity and increase the difficulty of
 our attacks.

#### 953 9.4 Related work

Bertoni *et al.* [32] designed a simulated attack exploiting
intentionally induced cache misses. More precisely, they
target first round misses in a sbox AES implementation on a
simulated microcontroller architecture with an 8 bytes cache
line size. This attack provided inspirational insights for the
EVICT+EM approach.

Osvik and al. [3] proposed an attack on an AES Ttables implementation. They formalized the key recovery procedure for attacking the two first rounds of the AES with EVICT+TIME and PRIME+PROBE. They recovered the whole key with 500k encryptions with EVICT+TIME on an AMD Athlon64 CPU. Our EVICT+EM attack is an adaptation of EVICT+TIME.

Dev et al. proposed a monitoring of CPU stalls induced 967 by LLC misses through the observation of EM emana-968 tions [33]. For this purpose, they use micro-benchmarks by executing controlled code with known memory access 970 behavior. They pinpoint the benefit of their work for bench-971 marking code segments when performance counters are 972 unavailable (e.g., bootloaders). While our study and Dey et 973 al.'s [33] both target similar memory events, the main pur-974 pose of our work is to mount a key recovery attack on 975 CPUs that could be packaged with a stacked DRAM and 976 977 potentially support Out-of-Order execution. Then, rather than relying on precise (and potentially device dependent) 978 pattern matching results, we exploit statistical links between 979 the EM radiations and DRAM accesses in order to leverage 980 a differential non-profiled attack. 981

Schramm *et al.* identified that collisions of intermediate variables in a cryptographic primitive are an attack vector [34]. They experimentally confirmed this new attack paradigm by showing a chosen plaintext collision-DPA attack on the AES on an Intel 8051 compatible microcontroller [35].

Fournier and Tunstall designed a theoretical attack ex-988 ploiting cache collisions during AES encryptions [36]. The 989 target is a smartcard with a single level of cache which 990 is shared for instruction and data. The cache line size is 991 16 bytes, thus containing 16 sbox elements. To break the 992 remaining bits of each byte, they first propose a method 993 exploiting second round SubBytes routine. Alternatively, 994 they propose exploiting cache collisions in the MixColumns precomputed tables (i.e., the one performing the xtime func-996 tion). This work has been since extended [37]. Bogdanov [24] 997 proposed an enhanced collision-based attack targeting Sub-998 Bytes and MixColumns outputs. He formalized the collision 999 attack as a set of linear equations that can be represented 1000 as a connected graph. A practical implementation of the 1001 attack was shown on a PIC16F microcontroller. This work 1002 was extended by combining the key ranking features of 1003 DPA, Correlation Power Analysis (CPA) or Mutual Information 1004 Analysis (MIA) with collision-based attack [38]. 1005

Gérard and Standaert formalized collision attacks linear problems as a *Low Density Parity Codes* (LDPC) decoding problem [39]. They pinpoint that collision attacks are hardened by the diversity of possible implementations when considering software primitives. This work may allow to 1010 optimize the COLLISION+EM attack.

GPU caches are also vulnerable, from timing attacks [40] 1012 to correlation-collision exploiting memory coalescing [41]. 1013 Gao *et al.* investigated the EM leakages of cache collision 1014 on a NVIDIA GEFORCE GPU [42]. They find an AES key 1015 through chosen plaintext attack with 6k traces. The occurrence of a collision is used as a separation criterion for a DPA attack. 1018

# **10** CONCLUSION

In this paper, we described a new methodology to exploit 1020 the electromagnetic emanations of DRAM accesses on SoCs 1021 as an attack vector. We develop three attack scenarios, 1022 EVICT+EM, PRIME+EM and COLLISION+EM, that require 1023 a physical access to the attacked device, which is rele-1024 vant when considering embedded devices such as smart-1025 phones. We show that EVICT+EM enables full AES key 1026 recovery with similar precision as EVICT+RELOAD attacks 1027 with kernel level timer. Furthermore, the aforementioned 1028 attacks require no process interruption nor concurrency 1029 constraints. Eventually, we demonstrate the efficiency of 1030 COLLISION+EM, that do not require any malicious code 1031 execution. We showed that this technique allows partial 1032 key recovery against a T-Table AES implementation running 1033 in a trusted application on an ARM TrustZone. The attack 1034 even works with the presence of systematic cache flushing 1035 before encryptions. COLLISION+EM can be applied to a 1036 wide range of algorithms with secret dependent memory 1037 access patterns. This represents a threat regarding trusted 1038 execution environments on embedded devices, which re-1039 main physically accessible to an attacker. Future work may 1040 consider recovering the addresses of the DRAM accesses 1041 to mount more efficient attacks. Eventually, it could be 1042 beneficial to evaluate the security of mitigations suggested 1043 in subsection 9.3. 1044

## ACKNOWLEDGEMENT

This project has received funding from the European 1046 Union's Horizon Europe Grant Agreement No. 101073795 1047 (POLIIICE). 1048

#### REFERENCES

- F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee, "Last-level cache side-channel attacks are practical," in 2015 IEEE symposium on security and privacy, pp. 605–622, IEEE, 2015.
- [2] Y. Yarom and K. Falkner, "FLUSH+RELOAD: A high resolution, low noise, 13 cache side-channel attack," in 23rd USENIX security symposium, pp. 719–732, 2014.
- [3] D. A. Osvik, A. Shamir, and E. Tromer, "Cache attacks and countermeasures: the case of AES," in *Cryptographers' track at the RSA conference*, pp. 1–20, Springer, 2006.
- [4] D. J. Bernstein, "Cache-timing attacks on AES," 2005.
- [5] D. Gruss, R. Spreitzer, and S. Mangard, "Cache template attacks: Automating attacks on inclusive last-level caches," in 24th USENIX Security Symposium, pp. 897–912, 2015.

 [6] Y. Yarom, D. Genkin, and N. Heninger, "Cachebleed: a timing attack on openssl constant-time rsa," *Journal of Cryptographic Engineering*, 2017.

[7] M. Lipp, D. Gruss, R. Spreitzer, C. Maurice, and S. Mangard, "ARMageddon: Cache attacks on mobile devices," in 25th USENIX Security Symposium, pp. 549–564, 2016.

1045

1049

1019

- I. Götzfried, M. Eckert, S. Schinzel, and T. Müller, "Cache attacks on Intel SGX," in *Proceedings of the 10th European Workshop on Systems Security*, pp. 1–6, 2017.
- F. Brasser, U. Müller, A. Dmitrienko, K. Kostiainen, S. Capkun, and
   A.-R. Sadeghi, "Software grand exposure: SGX cache attacks are
   practical," in USENIX Workshop on Offensive Technologies, 2017.
- [10] E. Brier, C. Clavier, and F. Olivier, "Correlation power analysis
   with a leakage model," in *International workshop on cryptographic hardware and embedded systems*, pp. 16–29, Springer, 2004.
- [11] M. Goldack and I. C. Paar, "Side-channel based reverse engineering for microcontrollers," *Master's thesis, Ruhr-Universität Bochum, Germany*, 2008.
- [12] R. Novak, "Side-channel based reverse engineering of secret algorithms," in *Proceedings of the Electrotechnical and Computer Science Conference*, 2003.
- [13] C. Clavier, "Side channel analysis for reverse engineering (SCARE), an improved attack against a secret A3/A8 GSM algorithm," 2004.
- [14] P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," in Annual International Cryptology Conference, 1999.
- [15] V. Cristiani, M. Lecomte, and T. Hiscock, "A bit-level approach to side channel based disassembling," in *Conference on Smart Card Research and Advanced Applications*, Springer, 2019.
- [16] Q. Ge, Y. Yarom, D. Cock, and G. Heiser, "A survey of microarchitectural timing attacks and countermeasures on contemporary hardware," *Journal of Cryptographic Engineering*, 2018.
- 1095 [17] "Openssl." https://www.openssl.org.
- [18] C. Fanjas, C. Gaine, D. Aboulkassimi, S. Pontié, and O. Potin,
  "Combined fault injection and real-time side-channel analysis
  for android secure-boot bypassing," in *International Conference on Smart Card Research and Advanced Applications*, pp. 25–44, Springer,
  2022.
- 1101 [19] A. LTD, "Cortex-a9 technical reference manual," *Revision: r4p1*, 2012.
- [20] J. Maillard, T. Hiscock, M. Lecomte, and C. Clavier, "Side-channel disassembly on a system-on-chip: A practical feasibility study," *Microprocessors and Microsystems*, vol. 101, p. 104904, 2023.
- [21] J. Longo, E. D. Mulder, D. Page, and M. Tunstall, "Soc it to em: electromagnetic side-channel attacks on a complex systemon-chip," in *International Workshop on Cryptographic Hardware and Embedded Systems*, pp. 620–640, Springer, 2015.
- 1110 [22] "7-cpu." https://7-cpu.com/cpu/Cortex-A9.html.
- 1111[23] "Zynqbenchmarks.""https://www.jblopen.com/1112zynq-benchmarks/".
- [24] A. Bogdanov, "Improved side-channel collision attacks on AES,"
   in *International Workshop on Selected Areas in Cryptography*, pp. 84–
   95, Springer, 2007.
- [25] R. Spreitzer and T. Plos, "Cache-access pattern attack on disaligned AES T-tables," in Workshop on Constructive Side-Channel Analysis and Secure Design, pp. 200–214, Springer, 2013.
- 1119[26]S. Pinto and N. Santos, "Demystifying arm trustzone: A compre-<br/>hensive survey," ACM computing surveys (CSUR), vol. 51, no. 6,11212019.
- 1122 [27] "OP-TEE." https://www.op-tee.org/.
- 1123 [28] "LibTomCrypt." https://www.libtom.net/LibTomCrypt/.
- [29] O. Lisovets, D. Knichel, T. Moos, and A. Moradi, "Let's take it offline: Boosting brute-force attacks on iphone's user authentication through sca," *IACR Transactions on Cryptographic Hardware and Embedded Systems*, pp. 496–519, 2021.
- [30] J. B. Almeida, M. Barbosa, G. Barthe, F. Dupressoir, and M. Emmi,
   "Verifying {Constant-Time} implementations," in 25th USENIX
   Security Symposium (USENIX Security 16), pp. 53–70, 2016.
- [31] S. Mangard, E. Oswald, and T. Popp, *Power analysis attacks: Reveal- ing the secrets of smart cards.* Springer, 2008.
- [32] G. Bertoni, V. Zaccaria, L. Breveglieri, M. Monchiero, and
   G. Palermo, "AES power attack based on induced cache miss and
   countermeasure," vol. 1, pp. 586– 591 Vol. 1, 05 2005.
- [33] M. Dey, A. Nazari, A. Zajic, and M. Prvulovic, "Emprof: Memory profiling via em-emanation in iot and hand-held devices," in 2018
   51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 881–893, IEEE, 2018.
- [34] K. Schramm, T. Wollinger, and C. Paar, "A new class of collision attacks and its application to DES," in *International Workshop on Fast Software Encryption*, pp. 206–222, Springer, 2003.
- [35] K. Schramm, G. Leander, P. Felke, and C. Paar, "A collisionattack on AES combining side channel and differential-attack.,"
   *Submitted for Publication*, 2003.

- [36] J. Fournier and M. Tunstall, "Cache based power analysis attacks on AES," in Australasian Conference on Information Security and Privacy, pp. 17–28, Springer, 2006.
- [37] J.-F. Gallais, I. Kizhvatov, and M. Tunstall, "Improved trace-driven cache-collision attacks against embedded as implementations," in *International Workshop on Information Security Applications*, pp. 243–257, Springer, 2010.
- [38] A. Bogdanov and I. Kizhvatov, "Beyond the limits of DPA: combined side-channel collision attacks," *IEEE Transactions on Computers*, vol. 61, no. 8, pp. 1153–1164, 2011.
- [39] B. Gérard and F.-X. Standaert, "Unified and optimized linear collision attacks and their application in a non-profiled setting: extended version," *Journal of Cryptographic Engineering*, vol. 3, no. 1, pp. 45–58, 2013.
- [40] Z. H. Jiang, Y. Fei, and D. Kaeli, "A complete key recovery timing attack on a gpu," in IEEE International symposium on high performance computer architecture (HPCA), pp. 394–405, IEEE, 2016. 1162
- [41] J. Ahn, C. Jin, J. Kim, M. Rhu, Y. Fei, D. Kaeli, and J. Kim, "Trident: A hybrid correlation-collision GPU cache timing attack for AES key recovery," in *IEEE International Symposium on High-Performance Computer Architecture (HPCA)*, pp. 332–344, IEEE, 2021.
- Y. Gao, W. Cheng, H. Zhang, and Y. Zhou, "Cache-collision attacks on GPU-based AES implementation with electro-magnetic leakages," in *Conference On Trust, Security And Privacy In Computing And Communications*, pp. 300–306, IEEE, 2018.



Julien Maillard is a PhD student at the french 1171 Commissariat à l'énergie Atomique et aux en-1172 ergies alternatives (CEA) and affiliated to the 1173 University of Limoges, France. He obtained his 1174 master's degree in computer science and cryp-1175 tology at University of Limoges, France. His main 1176 research topics include side-channel analysis, 1177 reverse-engineering of memory components as 1178 well as micro-architectural attacks. 1179 1180



Thomas Hiscock is a researcher at the french 1181 Commissariat à l'énergie Atomique et aux en-1182 ergies alternatives (CEA). He obtained his PhD 1183 in 2017 in computer science. He performs vari-1184 ous security testing on embedded devices with 1185 CEA's industrial partners. His main research 1186 topics include the design of secure processors 1187 (against hardware attacks), side-channel analy-1188 sis, fault-injections as well as micro-architectural 1189 attacks. 1190 1191



Maxime Lecomte received the Ph.D. degree in<br/>microelectronics, in 2016. He is a Researcher<br/>with the French Commissariat à l'énergie Atom-<br/>ique et aux Énergies Alternatives (CEA). His<br/>main research interests include side-channel<br/>analysis, fault injections as well as physical un-<br/>clonable functions, and true random generators.1192<br/>1193

1199



Christophe Clavier has been graduated in 19911200from the Engineering School of Telecommunica-<br/>tion in Paris. He has worked in Gemplus from<br/>1998 to 2008 where he was in charge of smart-<br/>cards security against fault and side-channel<br/>threats. From 2010 on he is Professor at Univer-<br/>sity of Limoges.1200